

# Flexibility of generator and converter

Efficiency comparison between two-level and multi-level converter



This project has received funding from the European Union's Horizon 2020 research and innovation programme under grant agreement No 764011.

# HydroFlex

### Increasing the value of hydropower through increased flexibility

# Deliverable 4.6 Efficiency comparison between two-level and multilevel converter

Work package	WP4 Flexibility of generator and converter		
Task	Task 4.3 Power electronic interface		
Lead beneficiary	Chalmers University of Technology (CU)		
Authors	Chengjun Tang, Torbjörn Thiringer		
Due date of deliverable	2022-04-30		
Actual Submission date	2022-04-27		
Type of deliverable	Report		
Dissemination level	Public		

# **Executive Summary**

This report presents the work that was partially done under Task 4.3 of *WP4-Flexibility of generator and converter* and covers entirely the Deliverable 4.6, which aims at comparing the efficiency of the two-level converter with multi-level converters.

The target of the HydroFlex project is to increase the value of hydropower through increased flexibility, and variable speed operation is preferred for achieving that target. One of the important components for the variable speed operation is the power electronic converter, which is between the hydro generator and the gird. To cope with the fluctuations of the energy production brought by the renewable energy source, a large number of start-stops are required in the daily operation of the pumped storage hydropower unit. These cyclic start-stops imposes thermal stress on the converter; thus, it is important to choose the right converter topology for such applications.

In this deliverable, the losses of the two-level converter and different multi-level converter topologies are compared. Different modulation techniques and control strategies for different targets are implemented in this deliverable as well. MATLAB Simulink and PLECS are the tools used in this study to simulate the electrical and thermal behaviour of the converter.

It is found that the nine-level MMC converter has the lowest losses for the defined boundary conditions of the application. For 100% power delivery of the nine-level MMC system, the value of the loss is 0.63% of the nominal power. The five-level NPC has the second lowest losses, which is 0.68% of the nominal power under 100% power delivery. However, the complicated control and uneven temperature distribution of the NPC topology make it less attractive. The five-level MMC could be a good alternative compared to the five-level NPC, if the switching losses could be further minimized. The losses of different converters have the same pattern for the other power levels.

Apart from the loss evaluation of the converter, the junction temperature of the power switches inside the converter are evaluated as well. The junction temperature profile can be used to estimate the lifetime of the power switches, though the usage of a lifetime model is needed.

This report contains the following sections:

Section 1 is the introduction of the report.

Section 2 discusses the modelling process. To evaluate the efficiency and losses of the converter, both the electrical modelling and thermal modelling of the converter need to be done. In this report, a detailed process of the loss evaluation is presented.

Section 3 presents the simulation results. The analysis regarding the current THD, the components count, the losses of the converter and the junction temperature of the power switches inside the converter are discussed.

Section 4 presents the conclusion of this report.

# Table of Contents

Executive Summary
Table of Contents
Abbreviations
1 Introduction
2 Converter modelling
2.1. Electrical modelling
2.1.1 Two-level converter
2.1.2 Neutral-point-clamped converter topology
2.1.3 MMC
2.2. Thermal modelling11
3 Simulation results
3.1 Boundary conditions for loss evaluation
3.2 Current THD
3.3 Converter loss results
3.4 Power switches junction temperature estimation16
4 Conclusion
References

# Abbreviations

AC	Alternative current
ANPC	Active neutral-point-clamped
DC	Direct current
FEM	Finite element method
HVDC	High voltage direct current
IGBT	Insulated-gate bipolar transistor
MMC	Modular multilevel converter
MV	Medium voltage
NPC	Neutral-point-clamped
PWM	Pulse width modulation
SPWM	Sinusoidal pulse width modulation
SVM	Space vector modulation
THD	Total harmonic distortion

# **1** Introduction

Renewable energy, such as wind power and solar power, plays an important role in reducing the greenhouse emissions. Unfortunately, renewable energy also brings fluctuations to the energy generation due to their intrinsic characteristics. Therefore, to facilitate the integration of renewable energy into the grid, flexible energy storage methods are needed. One of the solutions for the energy storage is to employ the century-old pumped storage hydropower technology. Traditionally, under generation mode, pumped storage hydropower operates with fixed speed; however, it is found that variable speed operation can bring several advantages to the system over fixed speed operation [1], and one of the important advantages of variable speed operation is the higher overall efficiency of the system [2][3].

To achieve variable speed operation, a power electronic converter is needed as the key interface between the hydro generator and the grid. In this deliverable, a synchronous generator/motor along with a fullsize converter are modelled. When frequent start-stops occur in the daily operation of the pumpedstorage hydropower plant, it is important to have a converter with high efficiency. High efficiency means less loss, and that means more profit can be earned from the system.

One of the most common used converter topology in industry applications is the two-level converter. However, for the medium voltage (MV) application, in which the nominal system voltages are greater than 1 kV and less than 100 kV [4], it is a challenge to use the two-level converter due to the constraints of voltage and current ability of the power electronics. Besides, the current and voltage total harmonic distortions (THDs) are quite high in the two-level converter system, which means increased cost for additional filters in the set-up. Therefore, the multi-level converter is preferable in such MV applications.

In this deliverable, the studied multi-level topologies are the neutral-point-clamped (NPC) converter topology and the modular multi-level converter (MMC) topology. The three-level NPC converter that was introduced in [5] in year 1981, and since then, it has been started to be applied in high-power medium voltage applications [6]. Apart from the three-level NPC, the five-level NPC is also studied in this deliverable. The modular multilevel converter (MMC) topology which was introduced in [7] has been successfully applied in voltage source converter high-voltage direct current (VSC–HVDC) transmission systems, and now it is being used in variable speed drive as well [6]. In this deliverable, the five-level MMC are studied.

The following sections of the report contains these parts: the process of modelling and control of the converter; the efficiency comparison results between different converters; and the conclusion.

# 2 Converter modelling

The overall process of the converter modelling is shown in Fig. 1, and it contains three different layers. The first layer is MATLAB Simulink, and the system controllers and converter modulation strategies are implemented in this layer. The second layer is PLECS electrical simulation domain, the converter electrical model is built in this layer, and the electrical behaviour of the converter is being simulated. The third layer is also in PLECS, but it is in the thermal domain. The power electronics junction temperature, the switching loss and the conduction loss of the converter are being modelled in this layer. The detailed process of electrical modelling and thermal modelling are being described in the following parts.



Fig. 1: The process to evaluate the losses inside the converter

### 2.1 Electrical modelling

#### 2.1.1 Two-level converter

The electrical model of the two-level converter is shown in Fig. 2. It should be mentioned that for each switch position in the two-level converter, several power semiconductors may be connected in series and parallel to meet the power and current requirements of the system. For example, if the DC-link voltage is 13 kV, and the blocking voltage of used power semiconductors is 3.3 kV, then, the switch  $S_1$  in Fig. 2 needs 8 of these power semiconductors being connected in series to withstand the blocking voltage.

Both the pulse width modulation (PWM) and space vector modulation (SVM) can be used for generating the gate signals of the two-level converter.

### 2.1.2 NPC converter

The schematic diagrams of a three-level NPC converter with using clamping diodes is showing in Fig. 3, and the diagram of one phase leg of a five-level NPC converter is shown in Fig. 4. It can be seen that The structure of the five-level diode clamped NPC is similar to the three-level converter, apart from two more common DC-link capacitors and more power semiconductors. The same as for the two-level converter,



Fig. 2: Schematic diagram of a two-level converter

both PWM and SVM modulations can be used for generating the gate signals of the power switches in the NPC converter.



Fig. 3: Schematic diagram of a three-level NPC converter



Fig. 4: Schematic diagram of a three-level NPC converter

Taking the three-level NPC as an example, the switching states and the operating states of it for one phase are shown in Table I.

Same as the two-level converter, both PWM and SVM modulations can be used for generating the gate signals of the power switches in the NPC converter.

Switching State	Device Switching States (Phase A)			Terminal Voltage $(v_{AZ})$	
	$S_1$	<i>S</i> <sub>2</sub>	<i>S</i> <sub>3</sub>	$S_4$	$(V_{AZ})$
Р	On	On	Off	Off	$V_{DC}/2$
0	Off	On	On	Off	0
N	Off	Off	On	On	-V <sub>DC</sub> /2

Table I: Switching states and terminal voltage of a three-level NPC

### 2.1.3 Neutral point voltage deviation

One of the issues for the NPC converter is the neutral point voltage deviation in the common DC link. As shown in Fig. 3, the potential of the neutral point Z increases when the current flows into it and vice versa. This can be more intuitively illustrated as in Fig. 5, when the three-phase switching state of the converter is POO, which means phase A is connected to positive DC-link voltage and phase B and C are connected to the neutral point of Z, the current will flow into Z, thus, increasing the potential of the neutral point. For switching state NOO, similar analysis can be applied, and the current will flow out of the neutral point, making the neutral point potential decrease.



Fig. 5: Neutral point potential increase due to flow-in current under POO state

To sum up, for a three-level NPC,

- Zero vectors, PPP, OOO and NNN, do not affect the neutral point voltage  $v_Z$ ;
- Small vectors, for example POO, have a dominant influence on  $v_Z$ ;
- Medium vectors, for example PON, can affect  $v_Z$ , but the direction of voltage deviation is undefined.
- Large vectors, for example PNN, do not affect  $v_Z$ .

For the five-level NPC in Fig. 4, the neutral points of X, Y and Z face a similar issue of voltage deviation.

Some other aspects, such as unbalanced three-phase operation, unbalanced DC capacitors due to manufacturing, inconsistency in the switching device can cause the deviation of neutral point voltage as well.

To deal with the neutral point voltage deviation, different methods have been developed based on different modulations. For PWM based modulation, the common method is to inject a zero sequence signal in the modulation signal to compensate for the deviation of  $v_Z$ . For SVM based modulation, the small vectors and medium vectors of redundant switching states are used to balance  $v_Z$ . For the five-level NPC converter, the method is more complicated, due to the complicated structure of the converter. Fig. 6 shows the general solutions in NPC converters that can be used to balance the neutral point voltage [8]. The solutions can be divided into two categories, software-based solution and hardware-based solution. For the software-based solution, by using open loop or closed loop control, the modulation signal is being modified, thus, the neutral point voltage is balanced. For the hardware-based solution, usually back-to-back configuration is needed [9], or additional external circuits which work as independent DC-DC converter are needed in the DC-link.



Fig. 6: Solutions for neutral point voltage balancing in NPC converters

#### 2.1.4 Uneven temperature distribution of NPC

Another issue with the NPC converter is the uneven temperature distribution among the power semiconductors. Fig. 7 shows the temperature inside the switches in the upper arm of phase A of the three-level NPC, and it can be seen that the IGBT of the outer switch  $S_1$  has the highest temperature while the diode of the inner switch  $S_2$  has the lowest temperature. This uneven temperature distribution means that some switches inside the NPC converter will deteriorate faster than the other switches.



Fig. 7: Temperature inside the power semiconductors of the NPC converter

To deal with this issue, the active NPC (ANPC) converter is developed [10]. By using active power switches to clamp the neutral point, losses of the switches can be redistributed, and the temperature will be more evenly arranged among the power switches [6]. However, for the high level ANPC converter, the modulation gets complicated, while the uneven temperature distribution among the switches is not greatly improved. Furthermore, some of the control methods of the ANPC converter can increase the total loss of the converter.

#### 2.1.5 MMC converter

As described in the introduction part, the other topology of multi-level converter is the MMC topology, and the schematic diagram of the MMC is shown in Fig. 8 [7]. Each arm of the MMC consists of n number of submodule (SM) and one arm inductance. The SM used in this study is a half-bridge IGBT submodule. The other submodules, like the full-bridge submodule or three-level submodule can be used in the MMC as well.



Fig. 8: Schematic diagram of the MMC topology

The same as for the two-level converter and the NPC converter, the MMC can employ PWM and SVM to generate the gate signals for the converter.

#### 2.1.6 Circulating currents

One of the challenges in the MMC modelling is the control of the circulating currents of the MMC. It has been proved that the circulating currents in the MMC are generated by the inner voltage difference for each phase and the common DC-link, and they are in the form of negative sequence with the frequency of twice the fundamental frequency. In this deliverable, the method of suppressing the circulating current is called double line frequency circulating current controller [11].

In Fig. 9a, the arm currents and the circulating currents of phase A in a MMC converter are shown to illustrate the effect of the circulating current controller. At time of 0.3 s, the circulating current controller is activated and the amplitude of the circulating current is greatly reduced from around 280 A to 110 A. The reduce of circulating currents reduces the conduction loss inside the MMC.

#### 2.1.7 Capacitor voltages in submodule

The other challenge in the MMC modelling is the unbalanced capacitor voltage in each SM. To balance the voltage inside the submodule of the MMC, a sorting and balancing algorithm, which is based on the submodule capacitors voltage comparison and the polarity of the arm currents, is employed at the modulation stage [12].

Apart from the unbalanced voltage in the MMC submodule, another issue is the voltage ripple in each SM, a limitation of the voltage in the SM impacts in the size of the capacitor in each SM. It is found

that the voltage ripple is dominated by the fundamental and second-harmonic components, and with the circulating currents suppressed, the voltage ripple can be decreased as well [13].

Fig. 9b presents the voltage of each SM in a MMC when the sorting and balancing algorithm is employed, and the circulating current controller activates at time of 0.3 s. It can be seen that the SM capacitor voltages are balanced before time of 0.3 s, and once the circulating current controller is activated, the voltage ripple is reduced as well.



(b) Submodule voltages in phase A of a MMC with balancing and sorting method

Fig. 9: Circulating currents and SM capacitor voltages in a MMC

#### 2.2 Thermal modelling

The first part of thermal modeling is to calculate the losses of the power switches. One way to calculate the losses is using the loss lookup tables in PLECS thermal simulation, and an example of the IGBT turn-on loss and conduction loss lookup tables are shown in Fig. 10.



Fig. 10: IGBT turn-on and conduction losses lookup table example in PLECS

The second part of the thermal modeling is to calculate the junction temperature in the power switches.

Once the losses in the power switches are acquired for different operating points, the junction temperature of the power switches  $T_j$  can be evaluated by the equivalent thermal network in Fig. 11. It should be mentioned that the loss and junction temperature evaluation is an iterative procedure, since the junction temperature impacts back on the losses, and so forth, so a number of iterations are needed to find the steady-state loss and junction temperature values.



Fig. 11: Equivalent thermal network from junction to coolant

The parameters of the junction to case thermal network are often given in the datasheet of the power switches, while the information of the case to coolant thermal impedance is usually missing. In order to get the thermal impedance from case to coolant, a finite element method (FEM) model of the power switch together with the heatsink is built in COMSOL. Fig. 12 shows the 3D model of the IGBT power module with a heatsink in COMSOL.



Fig. 12: COMSOL 3D simulation model of the IGBT power module

The thermal impedance  $Z_{th}$  from the case of the power module to the coolant is determined from the COMSOL simulation result, and it is 0.01 K/kW with the designed heatsink in Fig. 12.

#### 2.2.1 Lifetime modeling

Using the results from the thermal modelling, the lifetime of the power switches inside the converter can be estimated. Once the losses of power switches inside the converter are acquired, with using the thermal model in Fig. 11, the junction temperature of the power switches can be acquired as well. Then, the lifetime estimation can be done based on the power switches junction temperature.

When evaluating the lifetime of the power switches, one important input is the mission profile. The mission profile defines the operating points of the system for a certain period, thus, the cyclic temperature swings of the power switches which are acquired when feeding the operating points into the previous thermal modeling steps. Fig. 13 shows the power deployment plan for a 21 MW hydropower unit from [14] with a data sampling rate of 15 mins, and this plan is the mission profile that defines all the operating points of the system for a one-year period.



Fig. 13: Power dispatch plan of the studied hydropower unit

Apart from the mission profile, the lifetime model is another important part in the lifetime modelling. The lifetime model used in this study is introduced in [15], which is developed by Semikron, and is called the SKiM63 lifetime model [16]. This model isolates the degradation of different interconnections, and only the degradation of the wire bond connection to the chip determines the lifetime. It should be mentioned that in reality, the failure of the power switches contain other aspects, such as the chip solder degradation, etc. The life cycles,  $N_f$ , of the switches with respect to the temperature swing,  $\Delta T_j$ , and the mean junction temperature,  $T_{im}$ , is given by

$$N_{f} = A \times (\Delta T_{j})^{\alpha} \times (ar)^{\beta_{1} \Delta T_{j} + \beta_{0}} \times \left[\frac{C + (t_{\text{on}})^{\gamma}}{C + 1}\right] \times \exp\left(\frac{E_{a}}{k_{b} \times T_{\text{im}}}\right) \times f_{\text{diode}}$$
(1)

where the parameters are given in Table II.

Table II: lifetime model parameters

Parameter	Value	Parameter	Value
A	$3.4368 \times 10^{14}$	α	-4.923
$\beta_1$	$-9.012 \times 10^{-3}$ 1/K	ar	0.31
β <sub>0</sub>	1.942	С	1.434
$E_a$	$6.606 \times 10^{-2} \text{ eV}$	γ	-1.208
k <sub>b</sub>	$8.62 \times 10^{-5} \text{ eV/K}$	$f_{ m diode}$	0.6204

The accumulated damage D of the switch for one repetition of the mission profile can be determined by Miner's rule,

$$D = \sum_{i=1}^{n} \frac{N_i}{N_{fi}} \tag{2}$$

where  $N_i$  can be acquired from the rainflow counting algorithm [17] and  $N_{fi}$  can be calculated from (1). The inverse of *D* times the period time of the mission profile gives the lifetime of the power switches.

### **3** Simulation results

#### 3.1 Boundary conditions for loss evaluation

To evaluate the losses inside different converter topologies, the boundary conditions of the model are listed in Table III, and the simulation focus on the grid-side converter.

Parameters	Value	Unit
Power S	6	MVA
Power factor $\phi$	1	/
DC-link voltage $V_{DC}$	13	kV
Grid phase peak voltage $V_{g,peak}$	5.5	kV
Grid frequency $f$	50	Hz
PWM frequency modulation ratio $m_f$	23	/
RL filter Resistance $R_f$	20	mF
RL filter inductance $L_f$	26.8	mΩ

Table III: Simulation model parameters

From the power and voltage in the boundary conditions, it can be seen that the RMS current in one phase is around 500 A, and the 5SNA-1000G650300 and the 5SNA-1000N330300 from Hitachi Energy are selected as the power switches to get the converter losses in the simulation model. Both of the switches have the ability to handle a maximum current of 1000 A.

#### **3.2 Current THD**

The first part of the simulation results presented in Fig. 14 shows the THD of the current that is injected into the grid, and this indicates the size of the filter that needs to be utilized in order to have a good quality of waveform. The higher the THD, the larger filter is needed.



Fig. 14: Current THD of different converter configuration

It can be seen that due to the benefit of the high voltage levels in the converter, the nine-level MMC shows the lowest current THD both in 100% power and 10% power. For the two-level and three-level converter, the current THD is quite high, and this indicates that it is infeasible to apply these converters with the current system parameters.

### **3.3** Converter loss results

The second part of the simulation results is the converter loss, and the loss of the converter under different power levels are shown in Fig. 15. The nominal power of the system is 6 MVA, and all the loss values

in Fig. 15 are normalized with respect to the nominal power.



Fig. 15: Converter losses with various power levels

In general, it can be seen that the loss of the converter increases when the power level is increasing, and the two-level converter has the highest losses, while the 9-level MMC has the lowest losses. For the converters with less than five voltage levels, the switching loss accounts for the majority of the losses under different power levels. For the 9-level MMC, the conduction loss is higher than the switching loss under high power level.

In Fig. 16, the losses of the converter under 10% and 100% power are presented. In addition to adding the values of the losses on the figure, the losses of the ANPC converters are shown as well.



Fig. 16: Converter losses under 100% and 10% power level

Apart from the losses, the component count of different converter configuration is shown in Table IV.

Converter	Components number count				IGBT
configuration	IGBT	Clamping	Independent	Independent	power module
	power module	diode	capacitor	inductor	type
Two-level converter	24	/	/	/	5SNA-1000G650300
Three-level NPC	24	12	/	/	5SNA-1000G650300
Five-level NPC	24	36	/	/	5SNA-1000G650300
Five-level MMC	48	/	48	6	5SNA-1000G650300
Nine-level MMC	96	/	96	6	5SNA-1000N330300

Table IV: Components count of different converter configurations

Based on the above results, it is shown that of all the converter configurations, the nine-level MMC shows the lowest losses and current THD. However, the nine-level MMC needs the highest number of components, including 96 IGBT modules, 96 independent capacitors and 6 arm inductors for the defined boundary conditions. It should be mentioned that the nine-level MMC uses a smaller power switch 5SNA-1000N330300 compared with the other converter configurations. The price of 5SNA-1000N330300 is almost half of the other power switch 5SNA-1000G650300, thus the investment on the IGBT module in the converter is almost the same. The extra investment would be on the driver circuits and independent capacitors in the converter. Therefore, if the main target for designing the converter for the application is to have the lowest loss in the converter, the nine-level MMC would be the best option.

If the target in the design of the converter is not only to minimize the efficiency of the converter, but also to have the least complexity, then, the five-level NPC could be a good option for such application. When using the same power switches, the five-level NPC shows the lowest losses inside the converter, and the total number of IGBT modules is only half of the five-level MMC. However, the five-level NPC needs some extra clamping diodes, and the neutral point voltage control and uneven distribution of the temperatures in different switch position make the five-level NPC not that attractive. It can be found that the total loss of the five-level ANPC converter increases when comparing with the NPC converter in Fig. 16a and Fig. 16b.

The five-level MMC is a good alternative to the five-level NPC if the losses can be decreased. As shown in Fig. 16a, the switching loss is almost two times of the conduction loss in the five-level MMC. One way of reducing the switching loss is to cut down the frequency of the sorting events for balancing the submodule capacitor in the MMC, while the voltage ripples in the MMC half-bridge modules will increase, which means a larger capacitor is needed for each of the submodule. Another way of decreasing the switching losses is to utilize the discontinuous SVM. By using the five-segment operation in the converter, the switching events in each PWM cycle can be decreased, thus lower the switching loss. However, the drawback of using such an operation is that the output voltage of the converter only contains N + 1 levels, which is less than the 2N + 1 levels in the normal operation, thus increases the THD in the voltage and current.

### **3.4** Power switches junction temperature estimation

The junction temperature estimation of the power switches inside a back-to-back MMC configuration is conducted with the converter parameters listed in Table V.

By feeding in the mission profile in Fig. 13, the junction temperature variations inside one half-bridge module of the MMCs are shown in Fig. 17. It can be seen that IGBT2 in the half-bridge module experiences the highest temperature variation both in the grid-side and the machine-side MMC, and the situation in the grid-side MMC is worse than the machine-side MMC. It can also be seen that the highest junction temperature inside the MMC is around 110 °C, which is below the datasheet recommended

temperature limit of 150 °C for the selected power switches. These temperature profile can be used to estimate the lifetime of the switches inside the MMC based on the lifetime model in 1 in section 2.2.1.

Parameters	Value	Unit
Power S	21	MVA
Number of submodules in each arm $N_{SM}$	8	/
Submodule voltage $E_{SM}$	3	kV
Submodule capacitance $C_{SM}$	20	mF
Submodule capacitor ESR R <sub>SM</sub>	26.8	$m\Omega$
Arm inductance <i>L</i> <sub>arm</sub>	2.5	mH
Arm resistance <i>R</i> <sub>arm</sub>	64.3	mΩ
PWM carrier frequency $f_{carrier}$	750	Hz
Powe switch type	Hitachi Energy	5SNA1000G650300

Table V: The MMC parameters used for lifetime estimation



(a) Junction temperature variation in grid-side MMC, 5SNA1000G650300



(b) Junction temperature variation in machine-side MMC, 5SNA1000G650300

Fig. 17: Junction temperature variations with 5SNA1000G650300

## 4 Conclusion

The present report documents the work that is done to fulfil the Deliverable 4.6, which is about the efficiency comparison between two-level converter and multi-level converter.

By using a comparative approach to simulate different converter topologies, it is shown that the ninelevel MMC converter has the highest efficiency for the considered application. However, the nine-level MMC needs some extra investment due to the large amount of components. The second option is the five-level NPC, however, the uneven loss distribution of power switches and extra neutral point voltage control makes this topology less attractive. The third option is the five-level MMC, and the losses in the five-level MMC can be further decreased by introducing some methods.

To sum up, the recommendation from this deliverable is to use the nine-level MMC for the defined application, and the key motivation is that the efficiency should have the highest priority.

### References

- [1] M. Valavi and A. Nysveen, "Variable-speed operation of hydropower plants," *IEEE Industry Applications Magazine*, vol. 24, no. 5, pp. 18–27, 2018.
- [2] C. Yang, X. B. Yang, and Y. Chen, "Integration of variable speed hydropower generation and vsc hvdc," 2015 17th European Conference on Power Electronics and Applications (EPE'15 Ecce-Europe), 2015.
- [3] T. Holzer and A. Muetze, "Full-size converter operation of hydro power generators: a state-ofthe-art review of motivations, solutions, and design implications," *Elektrotechnik und Informationstechnik*, 2019.
- [4] "Ieee recommended practice for electric power distribution for industrial plants," *IEEE Std 141-1993*, pp. 1–768, 1994.
- [5] A. Nabae, I. Takahashi, and H. Akagi, "A new neutral-point-clamped pwm inverter," *IEEE Transactions on Industry Applications*, vol. 17, no. 5, pp. 518–523, 1981.
- [6] B. Wu, M. Narimani, and Knovel, *High-power converters and AC drives*. IEEE Press series on power engineering, Hoboken, New Jersey: Wiley : IEEE Press, second edition. ed., 2017.
- [7] A. Lesnicar and R. Marquardt, "A new modular voltage source inverter topology," 2003.
- [8] S. Alepuz, S. Busquets-Monge, J. Nicolas-Apruzzese, A. Filba-Martinez, J. Bordonau, X. B. Yuan, and S. Kouro, "A survey on capacitor voltage control in neutral-point-clamped multilevel converters," *Electronics*, vol. 11, no. 4, 2022.
- [9] Z. G. Pan, F. Z. Peng, K. A. Corzine, V. R. Stefanovic, J. M. Leuthen, and S. Gataric, "Voltage balancing control of diode-clamped multilevel rectifier/inverter systems," *IEEE Transactions on Industry Applications*, vol. 41, no. 6, pp. 1698–1706, 2005.
- [10] T. Bruckner, S. Bernet, and H. Guldner, "The active npc converter and its loss-balancing control," *IEEE Transactions on Industrial Electronics*, vol. 52, no. 3, pp. 855–868, 2005.
- [11] T. Qingrui, X. Zheng, and X. Lie, "Reduced switching-frequency modulation and circulating current suppression for modular multilevel converters," *IEEE Transactions on Power Delivery*, vol. 26, no. 3, pp. 2009–2017, 2011.
- [12] E. Solas, G. Abad, J. A. Barrena, S. Aurtenetxea, A. Carcar, and L. Zajac, "Modular multilevel converter with different submodule concepts-part i: Capacitor voltage balancing method," *IEEE Transactions on Industrial Electronics*, vol. 60, no. 10, pp. 4525–4535, 2013.
- [13] S. Debnath, J. C. Qin, B. Bahrani, M. Saeedifard, and P. Barbosa, "Operation, control, and applications of the modular multilevel converter: A review," *IEEE Transactions on Power Electronics*, vol. 30, no. 1, pp. 37–53, 2015.
- [14] "Deliverable 2.3, wp2 definition of scenarios and reference cases," report, 2018.
- [15] J. Lutz, H. Schlangenotto, U. Scheuermann, and R. De Doncker, Semiconductor Power Devices : Physics, Characteristics, Reliability. Cham, Switzerland: Springer, second edition. ed., 2018.
- [16] U. Scheuermann and R. Schmidt, "A new lifetime model for advanced power modules with sintered chips and optimized al wire bonds," in *PCIM Europe (Power Conversion Intelligent Motion)*.
- [17] "Standard practices for cycle counting in fatigue analysis," vol. ASTM E1049-85, 2011.