## 1.1 General

Toshiba T1100 PLUS is a portable personal computer which is compatible with IBM PC and is situated at higher rank of portable computer than Toshiba T1100. It provides many powerful functions in spite of its compact size. Hardware of the T1100 PLUS, most of IC chips are C-MOS type so that the power consumption is very little (W) and Gate Array IC chips are applied so that it is very compact and light weight (1,5,5,7,4,5,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,7,5,7,5,7,7,5,7,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7,5,7

The Tll00 PLUS System has following two types. 1. F type - Only one Floppy Disk Drive. 2. F/F type - Two Floppy Disk Drives.

The Tll00 PLUS is composed of System PCB, Keyboard, LCD, 3.5" FDD (Floppy Disk Drive), Power Supply Unit and case. LCD can display 640 X 200 pixels in graphic mode and 2000 characters in character mode. The 3.5" FDD have capacity of 720KB.

The standerd memory size of the T1100 PLUS is 256 KB and it is able to extend up to 640 KB with optional Memory Card.

Option unit to the T1100 PLUS System are one Memory Card (384 KB), Modem Card and Interface Card are capable to be installed in the T1100 PLUS System Unit. The optional external unit attached to the system unit are 5.25" External FDD 2D (Storage capacity of 360 KB) and I/O Expansion Box are prepared.

The T1100 PLUS has connectors of Color/Monochrome CRT Display port and RS232C port and Printer/FDD on the rear panel of the T1100 PLUS.



Figure 1-1 T1100 PLUS System To be continued.



T1100 PLUS System Unit (F Type , F/F Type)



To be continued.

Modules/Units *Subsystem	Standard	Options
<pre>*Subsystem System Unit * System Board CPU 256KB RAM Color/Graphics Controller &amp; Interface Floppy Drive Controller &amp; Interface Parallel Printer Port Keyboard Interface * LCD (640 x 200 pixels) * Keyboard (81 keys) * Floppy Disk Drive (FDD) F Type One FDD (3.5") F/F Type Two FDD (3.5") * Power Supply Unit (Battery and PCB)</pre>	1 1 1 1 2 1	1
* Lower Cover * Lower Cover		1
Memory Expansion Card (384 KB)		1
Modem Expansion Card		1
I/O Expansion Box (and Interface Card)		1
External Floppy Disk Drive (5.25") 2D		1

# 1.2 System Unit

The T1100 PLUS System Unit is composed of subunits. All subunits of T1100 PLUS system are built in one compact System Unit case. They are System PCB (Printed Circuit Board), 3.5" FDD (Floppy Disk Drive), LCD (Liquid Crystal Display), Keyboard, Power Supply Unit, Speaker and harnesses.

In a maintenance service, the faulty subunit will be replaced with good spare subunits easily.

Followings are showing locations of subunits of the T1100 PLUS System Unit.

(1) Locations of subunits



Figure 1-2 System Unit(F/F Type)

To be continued.

The System Unit contains the following subunits.

System PCB 3.5" FDD (Floppy Disk Drive) LCD Keyboard Power Supply Unit Harnesses Covers

Ac Adaptor is used for rechargment of the Battery and/or power source to the T1100 PLUS System indoors by plug in the DC Jack on the back of the System.

> 120 108 /32 AC Adaptor : 115V (104-127V) For U.S.A. version Input 230V (207-253V) For Europe version Output : 9V DC

(2) Locations of connectors and switches



Figure 1-3 Rear View of the T1100 PLUS

IJ	:	RS-	232C	Conn	ector
----	---	-----	------	------	-------

: External FDD and Printer Connector

- : Monochrome CRT Display Connector (Composit)
- : Color CRT Display port (RGB)
- : DC jack
- : Power Switch
- : PRT/FDD Select Switch
- <u>الله المجامع</u> : LCD CONTRAST Dial

## 1.2.1 System PCB

System PCB is composed of processor (i80C86-2), RAM Memory (256KB for Main Memory, 32KB for Video RAM), ROM Memory (32KB for BIOS, 32KB for Character Generater of CRTC), FDD Controller, Keyboard Controller, Display and Printer controller and Printer Adaptor. As the advanced technology, this PCB introduces four "Gate Array" packages.

The System PCB houses:

- Central Processor Unit (CPU; i80C86-2 compatible 16-bit Processor.)
   Clock speed is 4.77 MHz (Slow mode) or 7.16 MHz (Fast mode).
   Switching the clock speeds can be done by depressing some keys of keyboard.
   When the system power turns on, the processor runs at 7.16 MHz.
- Main Memory 256KB dynamic RAM (as standard configuration)
- PCB connector for additional Main Memory (from 256KB to 640KB) Internal 384 KB memory expansion cards (Option)

Internal 384 KB memory expansion cards.(Option)

- BIOS ROM (256K-Bytes MASK ROM) including Initial Reliability Test and Initial Program Loader.
- Programmable Interrupt Controller (PIC; i82C59A compatible) Providing eight-level Interrupt Register/Priority Logic, Interrupt Mask and Vector Address
- Programmable Interval Timer (PIT; i82C53 compatible)
- Direct Memory Access Controller (DMAC; i82C37 compatible) for Floppy Disk Controller, Hard Disk controller and serial Input/Output operation.
- Floppy Disk Controller (FDC : TC 8565F compatible)

To be continued.

The System PCB houses (Continued):

- Calender Clock (Clock : TC8250 compatible)

Calender Clock power are supplyed from the Ni-Cd battery unit. Battery (Ni-Cd) life lasts for about five years (dealer replacable). When the power of the system turns on, this battery is charged. (NOTE) If you haven't used the system unit for tow months since battery has been charged, the stored data disappears.

- Universal Asynchronous Receiver Transmitter (UART for RS232C port : 82C50 compatible)
- Keyboard controller (80C49A compatible)
- DIP switch (Configuration information for Software)
- Parallel 8-bit Printer Interface port (Centronics Interface)
- BUS Controller Gate Array (Bus control, Keyboard control, etc.)
- BUS Driver Gate Array
- I/O Decorder Gate Arrey
- Display Controller Gate Array (LCD, RGB-CRT, Monochrome-CRT, Composit signal control)

To be continued.



Figure 1-4 System PCB

# **Connectors**

PJl	-	Keyboard Connector
PJ2	-	LCD Connector
PJ4	-	Speaker Connector
PJ6	-	FDD 1 Connector
PJ7	-	FDD 2 Connector
PJ8	-	LED Connector
pj9	-	Expansion Memory Card Connector
PJ10	-	Power Supply Connector
PJ12	-	Composit Video Connector
PJ13	-	Color CRT Display Connector
PJ14	-	External FDD and Printer Connector
PJ15	-	RS-232C Connector
PJ16	-	Expansion BUS Connector

To be continued.

<u>Configuration switches</u> The Tll00 PLUS System Unit Configuration Swicth is 6 pin Dual-In Line Package (DIP) switches.



Figure 1-5 DIP switch

The meanings of all Configuration DIP Switch's settings are described in the following table.

SW	DESCRIPTION
1	Should be always OFF
2,3	Amount of Memory System Board SW2,SW3 ON ON 256 KB OFF ON 384 KB ON OFF 512 KB OFF OFF 640 KB
4	Number of 3.5" drives ON One Floppy Disk Drive OFF Two Floppy Disk Drive
5	This is the switch to set port address of RS232C on the system board and I/O port address of modem card (option) of I/O expansion slot. ON I/O address of RS232C port COM-1 I/O address of modem port COM-2 OFF I/O address of RS23°C port COM-2 I/O address of modem port COM-1
6	Enable/Disable Display Controller ON Enables the Display Controller on the System Board. OFF Disables the Display Controller on the System Board.

# 1.2.2 3.5" Floppy Disk Drive (FDD)

The SMD-280L of 3.5" FDD is a high performance, high reliable, slim sized Floppy Disk Drive (FDD) for 3.5" floppy disks. The drive is able to read and write single or double density 3.5" floppy disk with 1M-bytes of recording capacity (unformatted) in double side, double density and 135 TPI.



Figure 1-6 3.5"FDD

# Performance Specification

Storage Capacity Unformatted Formatted	(K-bytes)	1,000 720	
Number of Heads/Drive	9	2	
Track/Surface	(tracks)	80	
Data Transfer Rate ()	K-bits/Second)	250	
Access Time Per Track Average (Includi) Settling Time Head Load Time	(ms) ng Settling Time)	6 100 15 0	*(1)
Average Latency Time	(ms)	100	
Recording Density (M Bit Density Track Density	ax.) (BPI) (TPI)	8,717 135	
Motor Start Time	(ms)	500	
Rotational Speed	(RPM)	300	
Recording Method		MFM	
Recording disk		3.5" Stan	ANSI dard disk
Weight	(g)	460	
Size	(mm)	101. X 14 X 25	6(W) 9.5(D) .4(H)

Note \*(1) : Heads have been always loaded in operation mode.

# 1.2.3 Keyboard

The keyboard consists of 81 keytops crresponding number of Keyswitches (81) and matrix circuit, and it is connected to the System PCB through signal cable.

The keyboard controller (80C49A) is built in on the System PCB. It is applied by changing the keytops with option keytops for character differences due to the Nations where the T1100 PLUS is used



Figure 1-7 Keyboard

# 1.2.4 Liquid Crystal Display

The LCD Module (TeL-365-121) is flat panel 640 x 200 pixels Liquid Crystal Display unit with aspect ratio of the active area of four to three.

of four to three. The LCD can display graphic patterns, numerals, alphabets and symbols up to 2,000 charactors (8 x 8 dots charactor).



Figure 1-8 LCD

·MH Clock (母和	
Supply Voltage (volts)	+5V DC $\pm$ 0.5V -15V DC $\pm$ 0.5V
Number of Dot (pixel)	640 (Horizontal) 200 (Vertical)
Number of Characters (Dot)	80 X 25 (2000 characters) (8 X 8 dot format)
Dot Size (mm)	0.46 H X 0.32 W
Dot Pitch (mm)	0.35 (Horizontal) 0.49 (Vertical)
Power Consumption (mW	400
Size (mm	) 275.0 X 126.0 X 15.8
Weight (g	500

# 1.2.5 Power Supply Unit

The Power Supply Unit of the T1100 PLUS System Unit is housed Power Supply PCB and it furnishes DC power, +5, +9, -9 and -15 volts for all components in the T1100 PLUS System Unit. These power are supplyed from the Ni-Cd battery Unit or AC Adaptor.

This Power Supply Unit is Housed in System Unit and is designed to support the following:

- 1) System PCB
- 2) 3.5" FDD
- 3) LCD
- 4) Expansion PCB's



Figure 1-9 Power Supply Unit

Input (DC)	+ 5V (from Battery Package) 
Output (DC)	$ \begin{array}{c} -9V ( ) \\ +9V ( ) \\ -15V ( ) \\ +5V ( ) \\ \end{array} $
	(+15%) +5% -5%

# 1.3 Option Units

The T1100 PLUS has a variation of option units to be attached to the system. Following Units are possible to attached to the T1100 PLUS system.

- 1) Memory Expansion Card (384KB)
- 2) Modem Expansion Card
- 3) I/O Expansion Box and Interface Card
- 4) External Floppy Disk Drive (5.25") 2D

# 1.3.1 Memory Expansion Card

The Expansion Memory Unit is an option memory board to be installed on the System PCB. It is installed to the T1100 PLUS System Unit just by plugging in the connector on the System PCB and expands the memory size of the T1100 PLUS system till 640KB with the basic 384KB memory. When the Expansion Memory Unit is installed, the Configuration DIP Switch must be changed properly. (Refer to page 1-10)

## WARNING

The Memory chip is very weak in a static electricity shock. When you handle the Expansion Memory board itself, it is recommended to protect the Expansion Memory Unit with anti static electricity materials.



Figure 1-10 Expansion Memory Unit

## 1.3.2 Modem Expansion Card

The Expansion Modem Card is an option card which communicates with an external asynchronous communications device through an appropriate cable having modulatar jacks on both end. one end of the cable is connected to the External Modem Card and other end is to a wall jack of the telephone line.

It supports CCITT V.22 asynchronous mode and BELL 212A. The specifications of this card are as follows.



Figure 1-11 Modem Expansion Card

# Performasce Specification of Modem Card

Data Format Low Speed(0-300 BPS)	7 or 8 bits, 1 or 2 stop bits odd, even or noparity.
High Speed(1200BPS)	7 bits, no parity, 2 stop bits 7 bits, e/o parity, 1 stop bits 8 bits, no parity, 1 stop bits
Dialing Capability	Tone Dial / Pulse Dial
Audio Monitor	Speaker
Receive Sensitivity	-45dBm

# 1.3.3 I/O Expansion Box and Interface Card

Expansion Box is an option unit to provide the I/O channel to the T1100 PLUS System. This unit is composed of the Expansion I/O Cable, Interface Card, Expansion Box and AC Power Cord. The Expansion Card, Backpanel Card and Power Supply are in the Expansion Box. Adding an Expansion Box provides five expansion slots.

An option adaptor in the Expansion Box and the System Unit communicates through the Interface and Expansion Cards. The Interface Card is plugged into the EXP sockets at the rear of System Unit. This card is connected to the Receiver Card in the Expansion Box via a cable having 62-pin D-shell connectors at the both ends. The Expansion Card is mounted one of six Expansion Slots in the Expansion Box.



Figure 1-12 Expansion Box



Figure 1-13 Interface Card

1-19

# 1.3.4 5.25" External FDD (SD-521)

The SD-521 is a high performance, high reliable, slim sized Floppy Disk Drive (FDD) for 5.25" floppy disks. The drive is able to read and write single or double density 5.25" floppy disk with 500KB of recording capacity (unformatted) in double side, double density and 48 TPI. T1100 PLUS System uses the SD-521 as external 5.25" FDD unit (option).



Figure 1-14 5.25" External FDD (SD-521)

#### Explanations on components

- (1) 5.25" External FDD 5.25" External FDD (Floppy Disk Drive) is composed of Disk Drive and Control PCB.
- 2 Connector Cable This cable is a signal cable between the FDD and the T1100 PLUS System Unit.
- (3) Disk Eject Button This button is used to remove a Floppy Disk from the FDD.
- (4) Cardboard Protector This cardboard is used for head protection against a shock during a transportation of the FDD.
- (5) Dsub-Connector The Dsub-Connector is a 25-pin connector for the Connector Cable.
- 6 DC Jack The DC Jack is for connecting the AC Adaptor. The required specification of AC Adaptor is Input : 220-240V ac Output : 18V dc, 600mA
- 7 Power Switch Push the rear portion of the switch to Power ON. Push the front portion of the switch to Power OFF.
- (8) Drive Unit Select Indicator It is lit while the FDD is selected to use by The T1100 PLUS system. Do not eject a disk while it is lit.

# Performance Specification of SD-521

Storage Capacity Unformatted Formatted (9 Sector	(K-bytes) cs/Track)	500 360
Number of Heads/Drive		2
Track/Surface	(tracks)	40
Data Transfer Rate (K-)	oits/Second)	250
Access Time Per Track Average Settling Time Head Load Time	(ms)	6 97 15 0
Recording Density (Max Bit Density Track Density	.) (BPI) (TPI)	5,876 48
Motor Start Time	(s)	0.5
Rotational Speed	(RPM)	300
Recording Method		MFM

# 1.4 CRT Display Interface Connector

The T1100 PLUS system has CRT Display Interface connector on the back of T1100 PLUS System Unit. You can connect the following types of CRT Display to the T1100 PLUS System Unit.

1) Medium Resolution Color Display Unit

320 x 200 pixel's Color CRT Display. It can display 80 column x 25 line or 40 column x 25 line characters in character mode on one frame. It can be connected to the T1100 PLUS System through D-sub 9-pin connector.

2) Low Resolution Monochrome Display Unit

640 x 200 pixel's Monochrome CRT Display. It can display 640 x 200 pixel graphic pattern. It can display 80 column x 25 line or 40 column x 25 line characters in character mode. It connected through phone jack.



Figure 1-18 Rear View of T1100 PLUS System Unit

# Specification

Uni	Unit type				
	Signal Description				
1.1	edium Resolution Co	olor Display Unit			
	Connector	9-pin D-sub			
	Video signal	14.3 MHz (Max) Red video : Positive level TTL compatible Green video: Positive level TTL compatible Blue video : Positive level TTL compatible			
	Vertical drive	60 Hz refresh rate 200 scan lines displayed (non-interlace) Positive level, TTL compatibel			
	Horizontal drive	15.75 KHz scan rate 320/640 pixels displayed Positive level, TTL compatible			
2. 1	Low Resolution Monod	chrome Display			
	Connector	Phone Jack type			
	Video signal	14.3 MHz (Max.) Positive level (1.5v peak to peak)			
	Vertical sync	60 Hz refresh rate 200 scan lines displayed (non-interlace) 524 scan lines interlaced total			
	Horizontal sync	15.750 KHz scan rate 320/640 pixels displayed			

This PART is a Trouble Isolation Procedures (TIP's) for the T1100 PLUS system. It is based on the FRU (Field Replaceable Unit) which is defined in **PART 7.** The target of this Trouble Isolation Procedures is to isolate the faulty unit from the system and replace it in the field.

The required tools for this trouble-shooting are as follows.

- 1). MS-DOS System Disk (including T&D program)
- 2). Work Disk (for FDD test)
- 3). AVO meter
- 4). Cleaning Disk
- 5). Screwdrivers (Blade screwdriver and Phillips screwdriver)
- 6). Printer port LED
- 7). Printer Wraparound Connector
- 8). RS-232C Wraparound Connector

For the trouble-shooting, you are required to read the T&D operation procedure of **PART 8** of this manual.

You will follow the Trouble Isolation Procedures (TIP's) to isolate the failing Field Replaceable Unit (FRU) in case you met a failure on the FRU of the TOSHIBA Personal Computer T1100 PLUS. The TIP's are composed of the following groups, and the TIP's in these groups will lead you to failing FRU.

The [ENTRY] is the isolation procedure of which TIP should be taken for the trouble. Another TIP's are of the units which will be given by [ENTRY], or the suspected units. Start from next page, for any trouble shooting.

# Fault Component (FRU) is identified already ?

 If fault component (FRU) is identified already, or obvious problem such as unusual noise or damaged part on a component, go to the appropriate TIP (Trouble Isolation Procedure).

4-14
1-12
1-24
4-31
4-54
4-62
4-80

2. If fault component (FRU) is not identified, go to next page.

# Before the Trouble Isolation Procedure

Set up the system to standard for checking.

- 1. Turn OFF the power switch of the System Unit.
- 2. Discnnect the all connectors from rear panel.
- 3. Check that the PRT/FDD select switch at the left side (from the view point where you are facing the LCD) of the System Unit is set to PRT side.
- 4. Rotate the LCD CONTRAST Dial fully to the direction of "High".
- 5. Release the latches by sliding them forward, hold the latches and pull up the display, then open the LCD. And go to Enter-1.



Figure 4-1 Before the Trouble Isolation Procedure

# LED check

- 1. Turn ON the power of System Unit.
- 2. Check that the LED (Power/Speed) of indicator lighting.



Figure 4-2 LED Check

Is the LED lighting ?

Yes: Go to ENTRY-2.

No: Go to **POWER**. If you have disassembled the System Unit before, confirm that the Indicator cable is connected correctly to the System PCB (PJ8). (refer to PART 5)



# Screen check at the start up time

 Confirm that the following message appears on the display screen.

MEMORY TEST XXX KB

Does the above message appear ?

Yes: Go to ENTRY-4.

No: The System PCB may be faulty. Go to SYSTEM PCB.

#### Speaker check

1. After **MEMORY TEST XXX KB** message appears on the display screen, check that Beep sound from speaker.



Figure 4-4 Check the beep sound

# Is the speaker Beep sound ?

# Yes: Go to ENTRY-5.

No: Turn OFF the power switch of the System Unit. Confirm that the Speaker cable is connected to the System PCB. (refer to PART 5) If the Speaker cable is connected to System PCB, replace the Speaker Unit with a good spare Speaker Unit.(Refer to PART 5) If the failure remains, the System PCB may be faulty. Go to SYSTEM PCB.

#### Message check

 Confirm that the following message appears on the display screen, about 15 seconds after the Beep sound from the speaker.

> Place system disk in drive. Press any key when ready.

> > Does the above message appear ?

Yes: Go to ENTRY-6.

No: System PCB may be faulty. Go to FDD. Note: If the MS-DOS system disk has been inserted in the FDD before the power ON, the above massage is bypassed. (Go to ENTRY-6)

#### MS-DOS loading cheak

- 1. Insert the MS-DOS system Disk into the internal disk drive and press the any key.
- 2. After the MS-DOS loading, press the "ENTER" key twice.
- 3. Confirm that the following message appears on the display screen.

Toshiba Personal Computer (R2100EN) Preliminary version Copyright 1984,86 Toshiba Corporation MS-DOS Ver 2.11 Copyright 1983,84 Microsoft Corp. Command Ver 2.11V Current date is Wed 1-01-1986 Enter new date : Current time is 0:36:46.00 Enter new time : A>

#### Does the above message appear ?

Yes: Go to ENTRY-7.

No: You may use a damaged MS-DOS System Disk. Replace the good MS-DOS System Disk, then repeat the operation to verify it. If failure remains, the Floppy Disk Drive may be faulty. Go to FDD.

#### Input check

- Input file name of CE DIAGNOSTIC as testce to load the diagnostic program. The underlined position on the follow screen are to input testce message.
- 2. Confirm that the testce message is inputed on the screen.

Toshiba Personal Computer (R2100EN) Preliminary version Copyright 1984,86 Toshiba Corporation MS-DOS Ver 2.11 Copyright 1983,84 Microsoft Corp. Command Ver 2.11V Current date is Wed 1-01-1986 Enter new date : Current time is 0:36:46.00 Enter new time : A>testce

#### Is the message inputed ?

Yes: Press the "ENTER" key. Execute the T&D operation. (Refer to PART 8)

No: Go to KEYBOARD.

This section describes how to execute the **POWER-ON DIAGNOSTIC TEST** .

You need to prepare the Printer Port LED (maintenance tool).

POWER ON DIAGNOSTIC TEST is for executing System PCB test.

Go to POWER-ON DIAGNOSTIC-1 .

# Set the Printer Port LED

- 1. Turn OFF the power switch of the System Unit.
- 2. Disconnect the all cables from the System Unit of rear panel.
- 3. Connect the Printer Port LED (A) (Maintenance tool) to PRT/FDD connector (B) of the System Unit (rear panel) as shown below.
- 4. Confirm that the PRT/FDD select switch (C) is set to PRT side.



Figure 4-5 Printer Port LED Setting

# Run the Power-On Diagnostic

- 1. Turn ON the power switch of the System Unit to run the Power-On Diagnostics.
- 2. Confirm that the LED of Printer Port LED is lighted.



Figure 4-6 Printer Port LED

Is the Printer Port LED lighted ?

Yes: Go to POWER-ON DIAGNOSTIC-3.

No: Go to POWER.
# Read error status and isolate the failre component.

You may have an error condition in the Power-On Diagnostics, and the status has been indicated on the Printer Port LED. (NOTE) The status D5(H) means no error.

- 1. Read the error status on the Printer Port LED.
- 2. Isolate the failure component in accordance with the following chart of Power-On Diagnostics.



Figure 4-7 Indicat on the Printer Port LED (order number :

3. In the following flow chart of the Power-On Diagnostics, sequence of the subtest executions is shown by arrow marks. In each subtest, all possible error status and information corresponding the error are described as below.

To be continued.

Read error status and isolate the failure component (continued)

Test Name		Status		
	OK		No	good
CPU Test	AA	(H)		
BIOS ROM Test	D5	(H)	01	(H)
Timer(82C53) Test	12	(H)	02 03	(H) (H)
DMAC(82C37) Test	14	(H)	04 05	(H) (H)
RAM R/W Test for First 16KB	16	(H)	06 07	(H) (H)
PIC(82C59) Test	18	(H)	08 09 0A 0B	(H) (H) (H) (H)
VIDEO RAM Test			0C	(H)
DISPLAY GA Test	FE	(H)	0d 0e	(H) (H)

Is the Error Status disappear ?

Yes: Go to SYSTEM PCB-1.

No: Go to SYSTEM PCB-4.

# POWER (Power Supply Unit)

You have reached this TIP since the Power Supply Unit is suspected of the cause of failure.

You need to prepare the good Power Supply Parts and Power Supply Unit for maintenance.

The symptom may be one of follows.

- 1) No character is on the LCD Display.
- 2) No LED is on the Printer Port LED.
- 3) Power/Speed indicator could not be OFF.

4) Error status is disappeared on the Printer port LED. Go to POWER-1 for the symptom 1, 2, 3 or 4 of the above. POWER-1

# LED (Low Batt.) check

- 1. Turn ON the power switch of the System Unit.
- 2. Confirm that the LED (Low Batt.) of indicator lighting.



Figure 4-8 LED (Low Batt.) Check

# Is the LED (Low Batt.) lighting ?

Yes: You need to charge the batteries, then repeat the operation. If failure remains, go to **POWER-4**.

No: Go to POWER-2.

#### Connector Check

- 1. Turn OFF the power switch of the System Unit.
- 2. Disassemble the Upper Cover of the System Unit. (Refer to PART 5)
- 3. Check that the three cables (PJ1, PJ3, PJ4) are connected correctly & securely.



Figure 4-9 Connector Check

# Are the connectors and cables connected correctly & securely ?

Yes: Go to POWER-3.

No: Correct them and repeat the operation to verify it. If failure remains, go to **POWER-3**.

# Output voltage check

- 1. Turn ON the power switch of the System Unit.
- 2. Check all output voltage of +9V, -9V, -15V and +5V DC with AVO meter. (Refer to next page )



Figure 4-10 Output Voltage Check

To be continued.

# Output voltage check (Continued)

Output voltage torerance

Connector	P :	in	Voltage		
	+lead	-lead	Normal Vdc	Min Vdc	Max Vdc
PJ l	1	4	+ 9	#7.7 <b>9</b>	+10.8
	2	4	- 9	-10.0	- 7.2
	3	4	- 15	-15.80	-1430
4	行	3,4	+ 5	<sup>+4-8</sup> O	+ 5:0
РЈ <i> </i>		2,4	9	$- \bigcirc -$	0

# Are all output voltages in tolerance ?

Yes: Power Supply PCB and Battery Package is good.

No: In the case of the PJ 3 output voltage in tolerance, go to POWER-4. In the case of the PJ 1 and PJ 4 output voltage in tolerance, go to POWER-5.

# Replacement Battery Package

- 1. Turn OFF the power switch of the Power Supply Unit.
- 2. Replace the suspected Battery Package with a good spare Battery Package.
- 3. Turn ON the power switch of the System Unit.
- 4. Repeat the operation to verify it.

# Does the failure remain ?

Yes: Battery Package is good. Go to **POWER-5**. No: Battery Package is faulty.

# Replacement Power Supply PCB

- 1. Turn OFF the power switch of the System Unit.
- 2. Replace the suspected Power Supply PCB with a good spare Power Supply PCB.
- 3. Turn ON the power switch of the System Unit.
- 4. Repeat the operation to verify it.

# Does the failure remain ?

- Yes: Power Supply PCB is good. Another Unit may be suspected.
  - No: Power Supply PCB is faulty.

You have reached this TIP since the System PCB is suspected of the cause of failure. You need to prepare the Printer Port LED for maintenance and good spare System PCB for replacement.

The symptom may be one of follows.

- The Power-On Diagnostics could not run at all. No error status is indicated on the Printer Port LED.
- 2) An error status has been indicated on the Printer Port LED during the Power-On Diagnostics.

Go to SYSTEM-1 for the trouble shooting of above symptoms.

#### Set the Printer Port LED

- 1. Turn OFF the power switch of the System Unit.
- 2. Disconnect the all connectors from rear panel.
- 3. Connect the Printer Port LED (A) to the PRT/FDD connector (B) of the System Unit.
- 4. Confirm that PRT/FDD select switch (C) is set to PRT side.
- 5. Turn ON the power switch of the System Unit.
- 6. Check whether the symptom disappears or not to Printer Port LED.

(Refer to POWER-ON DIAGNOSTIC )



Figure 4-11 Set the Printer Port LED

Does the symptom disappear?

Yes: Failure is the one of separated units. Connect each separated unit one by one to the System Unit and run Power-On Diagnostics for the failure unit isolation. Turn OFF the power switch of the all units before making disconnection.

No: Go to SYSTEM PCB-2.

#### SYSTEM PCB-2

#### Remove all option PCB(s)

- 1. Turn OFF the power switch of the System Unit.
- 2. Remove all option PCB(s) (Expansion Memory Card (A) and Modem Card or Interface Card (B) ). Note : If the mamory size of the System Unit have been changed you must change the setting of configuration DIP switch (C).
- 3. Turn ON the power switch of the System Unit then check the error status on the Printer Port LED.

(Refer to **POWER-ON DIAGNOSTIC-3** )



Figure 4-12 Option PCB Removal

#### Does the symptom disappear?

Yes: Failure is the one of option PCB(s).

Reinstall each option PCB one by one to the System Unit and run Power-On Diagnostics for the failure PCB isolation. Turn OFF the power switch of the System Unit before making removal and reinstallation of each option PCB.

No: Go to SYSTEM PCB-3.

## Disconnect all signal cables

- 1. Turn OFF the power switch of the System Unit.
- 2. Disconnect all signal cable connectors of Int. FDD (A), Indicator (B), LCD (C) and Keyboard Unit (D).
- 3. Turn ON the power switch of the System Unit, then check the error status on the Printer Port LED.



# Does the symptom disappear?

Yes: Falure is one of Int. FDD, Indicator, LCD Display or Keyboard. Connect each unit of them one by one to the System Unit and run Power-On Diagnostics for failure unit. Turn OFF the power switch of the System Unit before each disconnection and connection of unit.

No: Go to SYSTEM PCB-5.

## SYSTEM PCB-5

# Voltage check



Figure 4-14 Voltage Check

To be continued.

# Voltage check (Continued)

# Voltage Tolerance

.

	Connector	Pin		Voltage			
	Connector	+Lead -Lead		Normal Vdc	Min Vdc	Max Vdc	
	PJ 2	12	GND	+ 5 (LCÐ)	$\overset{\bigcirc}{+4.7}$	+5.80	
$\mathcal{T}$	РЈ 6	1,3,5 7,9	GND	+ 5	+ <del>4.75</del> 4.8	+ <del>5.25</del> 5.7	
	рј 7	1,3,5, 7,9	GND	+ 5	+ <del>4.75</del> 火を	+ <del>5,25</del> 57	
	PJ 8	2	GND	+ 5	t the second second	Ť →	
	\$J2	14	GNÐ	- 15	-15.8	- 14.3	

Is the voltage in tolerance?

Yes: Go to SYSTEM PCB-6.

No: Go to POWER-1.

# System PCB replacement

- Replace the suspected System PCB with a good spare System PCB.
  Note: You need to set the DIP switch. (Refer to page 1-10.)
- 2. Turn ON the power switch of the System Unit.
- 3. Repeat the operation to verify it.

# Does the failure remain ?

Yes: The System PCB is good. Another Unit may be suspected. No: The System PCB is faulty.

#### FDD (3.5" Intarnal Floppy Disk Drive)

You have reached this TIP since FDD is suspected of the cause of the failure. For the trouble shooting, you need to prepare one good spare 3.5" Int. FDD for the replacement. You need to prepare one work disk for Test program and Cleaning disk for head cleaning. Work disk must be formated. (Refer to PART 8)

Before the trouble-shooting, confirm that PRT/FDD select switch of the T1100 PLUS System Unit is set to PRT position and rotate the LCD CONTRAST Dial fully to the direction of "High".



Figure 4-15 Tll00 PLUS System Unit (F/F type)

## LED of FDD Check

- 1. Confirm that the Floppy Disk is inserted into the FDD. If the Floppy Disk is inserted into the FDD, remove the Floppy Disk from the FDD.
- 2. Turn ON the power switch of the System Unit.
- 3. Confirme that both **Disk in Use** (Upper/Lower) indicators light sequentialy, <del>sight</del> indicator (Upper) light at first, then <del>left</del> indicator (Lower) light.



Figuren 4-16 LED Check

Is the LED lighting ?

Yes: Go to FDD-2.

No: System PCB may be faulty. Go to SYSTEM-PCB

4-32

FDD-2

The MS-DOS loading

- 1. Turn OFF the power switch of the System Unit.
- 2. Insert the MS-DOS system disk to the internal disk drive, then turn ON the power of the System Unit.
- 3. The MS-DOS is loaded after Power On Diagnostic execution.
- 4. After the MS-DOS loading, confirm that the following message appears on the display screen.
- 5. Press the "ENTER" key twice, then input file name of CE Diagnostic as testce to load the diagnostic program.

Toshiba Personal Computer (R2100EN) Preliminary version Copyright 1984,86 Toshiba Corporation MS-DOS Ver 2.11 Copyright 1983,84 Microsoft Corp. Command Ver 2.11V Current date is Wed 1-01-1986 Enter new date : Current time is 0:36:46.00 Enter new time : A<u>>testce</u>

#### Is the above message displayed?

Yes: The underlined portion on the above screen are for the input testce message. Press the "ENTER" key. Go to FDD-5.

No: Go to the next page.

# Loading the MS-DOS (Continued)

6. Confirm that the following message on the display screen.

Place system disk in drive. Press any key when ready.

Does the above message appear ?

Yes: You may use a damaged system disk. Prepare the other good MS-DOS system disk, then repeat the turn ON the power switch of the System Unit to verify it. Head of FDD may be dirty. Clean the head of FDD (Refer to PART 8). If the failure remains, go to FDD-10 (F type) or FDD-4 (F/F type).

No: Go to FDD-3.

# Prepare the good MS-DOS system disk

- 1. Turn OFF the power switch of the System Unit.
- You may use a different system disk. Prepare the good MS-DOS system disk.
- 3. Turn ON the power switch of the System Unit.
- 4. Confirm that the MS-DOS is loarded. (Refer to FDD-2 )

## Is the MS-DOS loarded ?

Yes: Go to FDD-5 .

No: Head of FDD may be dirty. Clean the head of FDD (Refer to PART 8). Repeat the opration to verify it, then if the MS-DOS is loaded, go to FDD-10 (F Type) or go to FDD-4 (F/F Type). FDD-4

Use the FDD 2

- 1. Turn OFF the power switch of the System Unit.
- 2. Insert the MS-DOS system disk to other FDD (FDD 2).
- 3. Turn ON the power switch of the System Unit.
- 4. Confirm that the MS-DOS is loarded. (Refer to FDD-2)



Figure 4-17 Use the FDD 2

Is the MS-DOS loaded ?

Yes: FDD 1 is faulty. Go to FDD-10.

No: Though FDD 2 is on ready, it may be interfered by FDD 1. Remove the Upper Cover (Refer to PART 5), disconnect the FDD 1 cable from System PCB. Repeat the operation to verify, then the MS-DOS is loaded, go to FDD-5. If the failure remains, go to FDD-10.

# Diagnostic Menu Check

1. After the T&D program loading, confirm that the following Diagnostic Menu appears on the screen.

The TOSHIBA personal computer DIAGNOSTICS version 0.12 (c) copyright TOSHIBA Corp 1986 DIAGNOSTICS MENU : 1 - DIAGNOSTIC TEST 2 - HARD DISK FORMAT 3 - SEEK TO LANDING ZONE (HDD) 4 - HEAD CLEANING 5 - LOG UTILITIES 6 - RUNNING TEST 7 - FOD UTILITIES 8 - SYSTEM CONFIGURATION 9 - EXIT TO MS-DOS

#### Is the above message displayed?

Yes: Go to FDD-6.

No: You may use a damaged disk. Prepare the other MS-DOS system disk, then repeat the operation to verify it. (press "Ctrl"+"Alt"+"Del" keys) If the failure remains, go to FDD-10. Diagnostic Test Menu Check

- Press "1" then "Enter" keys to display the Diagnostic Test Menu.
- 2. Confirm that the following Diagnostic Test Menu appears on the screen.

The TOSHIBA personal computer DIAGNOSTICS version 0.12 (c) copyright TOSHIBA Corp 1986 DIAGNOSTIC TEST MENU : 1 - SYSTEM TEST 2 - MEMORY TEST 3 - KEYBOARD TEST 4 - DISPLAY TEST 5 - FLOPPY DISK TEST 6 - PRINTER TEST 7 - ASYNC TEST 8 - HARD DISK TEST 9 - REAL TIMER TEST 10 - NDP TEST 88 - FDD & HDD ERROR RETRY COUNT SET 99 - EXIT TO DIAGNOSTICS MENU PRESS [0]-[9] KEY

#### Does the above message displayed?

Yes: Go to FDD-7.

No: You may use a damaged disk. Prepare the other MS-DOS system disk, then repeat the operation to verify it. (press "Ctrl"+"Alt"+"Del" keys) If the failure remains, go to FDD-10.

Test Number Select

- 1. Press "5" then "Enter" keys to select the Floppy Disk Test.
- 2. Confirm that the following message appears under the Diagnostic Test Menu.

The TOSHIBA personal computer DIAGNOSTICS version 0.12 (c) copyright TOSHIBA Corp 1986 DIAGNOSTIC TEST MENU : 1 - SYSTEM TEST 2 - MEMORY TEST 3 - KEYBOARD TEST 4 - DISPLAY TEST 5 - FLOPPY DISK TEST 6 - PRINTER TEST 7 - ASYNC TEST 8 - HARD DISK TEST 9 - REAL TIMER TEST 10 - NDP TEST 88 - FDD & HDD ERROR RETRY COUNT SET 99 - EXIT TO DIAGNOSTICS MENU Test drive number select (1:FDD1,2:FDD2,0:FDD1&2) ? PRESS [0]-[9] KEY 5

Does the above message appear ?

Yes: Select the test drive number. For FDD 1 test, press "1" then "Enter" keys. For FDD 2 test, press "2" then "Enter" keys. For FDD 1 and FDD 2 test, press "0" then "Enter" keys. Go to FDD-8.

No: You may use a damaged disk. Prepare other MS-DOS system disk, then repeat the operation to verity it. (press "Ctrl"+"Alt"+"Del" keys) If the failure remains, go to FDD-10.

#### Floppy Disk Test Menu

1. Confirm that the floppy Disk Test Menu is displayed as shown below.

FLOPPY DISK XXXXXXX SUB-TEST : XX PASS COUNT : XXXXX ERROR COUNT: XXXXX WRITE DATA: XX READ DATA : XX : XXXXXX : XXX STATUS ADDRESS SUB-TEST MENU : 01 - Sequential read 02 - Sequential read/write 03 - Random address/data 04 - Write specified address 05 - Read specified address 99 - Exit to DIAGNOSTIC TEST MENU SELECT SUB-TEST NUMBER ?

2. Execute each sub-test in accordance with T&D operation procedures in PART 8. Note: You need to prepare the good Work Disk for test execution.

# Is any error message display ?

Yes: Go to FDD-9.

No: FDD is good. Anoter Unit may be suspected.

#### FDD-9

# Connector Check

- 1. Turn OFF the power switch of the System Unit.
- 2. Disassemble the Upper Cover. (Refer to PART 5)
- 3. Check that the FDD cable(s) (PJ 6, PJ 7) are connected correctly and securely.



Figure 4-18 Connector Check

Is the FDD cable connection with the connector & correctly?

Yes: Go to FDD-10.

No Conneect them, then repeat the T&D operation to verify it. If the failre remain, go to FDD-10.

# FDD connector check

- 1. Turn OFF the power switch of the System Unit.
- 2. Remove the FDD Unit.
- (Refer to PART 5)
- 3. Spread the four nailes (A) with the blade screwdriver to remove as shown below.



Figure 4-19 FDD Cover Removal

To be continued.

4. Confirm that the five (J3, J4, J5, J6, J7 ) cables are connected to FDD PCB.



Figure 4-20 FDD PCB

Are the all cables connected ?

Yes: Go to FDD-10.

No: Connect them, then repeat the operation to verify it.

# FDD PCB Replacement

1. Remove the two screws (A), then spread two nailes (B) with the blade screwdriver and disconnect the soket (C).



Figure 4-21 FDD PCB Removal

To be continued.

# FDD PCB Replacement (Continued)

- 2. Disconnect two cables (D) from FDD PCB with a pair of tweezers hooking in the hole as shown below.
- 3. Disconnect the two connector (E) from the FDD PCB to remove.
- 4. Replace the suspected FDD PCB with a good spare FDD PCB.
- 5. Turn on the Power switch of the System Unit.
- 6. Repeat the T&D operation to verify it.



Figure 4-22 FDD PCB Removal

Does the failure remain ?

Yes: FDD PCB is good. Go to FDD-12.

No: FDD PCB is faulty.

# FDD mechanical parts replacement

- 1. Replace the suspected FDD mechanical parts with a good spare FDD Device.
- 2. Install the FDD Unit, then turn ON the power switch of the System Unit.
- 3. Repeat the T&D operation to verify it.

# Does the Failure remain ?

Yes: The FDD mechanical parts is good. Go to FDD-13.

No: The FDD mechanical parts faulty.

# FDD Replacement

- 1. Replace the suspected FDD with a good spare FDD.
- 2. Install the FDD Unit, then turn ON the power switch of the System Unit.
- 3. Repeat the T&D opration to verify it.

# Does the failure remain ?

Yes: The FDD is good. Another Unit may be suspected. No: The FDD is faulty.

## FDD Adjustment

**NOTE** ... Following items are not applzed to field maintenance.

This section provides adjustment procedure of FDD Unit and it includes the following.

- 1. Disk rotation period adjustment
- 2. Offtrack adjustment
- 3. Track 00 sensor position adjustment
- 4. Index timing adjustment

Note:Adjustment should be performed in the above order because the adjustments have an effect on the driver chracteristics.

#### Adjustment Tools

Adjustment Items Required Tools	Disk rotation period adjustment	Offtrack adjustment position	Track 00 sensor adjustment	Index timing adjustment
Exerciser	0	0	0	0
Oscilloscope		0	0	0
CE Disk (Epson TC-301)		0	0	$\bigcirc$
Normal Disk	0		0	
#1 Phillips screwdriver		$\bigcirc$	$\bigcirc$	0
#1 Flat screwdriver		0	0	0
Precision flat screwdriver	0			0
Torque screwdriver	[	0	0	
Adhesive agent (LOCTITE #601)		0		

Eight test points are provided on the SMD-280 main board unit for measuring the signal waveforms required for adjustment and inspection.



Figure 4-23 Position of Test Points

The contents of Test Pin as Follows.

- TP-1(TKO) .... Test point for measuring the track 00 sensor position, the output level is Low and at track 1 or High at track 2.
- TP-2(IDX) .... Test point for measuring the index signal.
- TP-3(GND) .... An OV (GND) analog signal line. A reference point for measuring signal waveforms of TP-1, TP-2, TP-4, TP-5, TP-7, and TP-8.
- TP-4(AMP) .... Test point for measuring read amplifiertput TP-5(AMP) output. Differential waveforms which are 180 out of phase appear at TP-4 and TP-5.
- TP-6(GND) .... 0V (GND) analog signal line. A reference point for measuring the signal waveforms of TP-1, TP-2, TP-4, TP-5, TP-7, and TP-8.
- TP-7(DIF) .... Test point for measuring differential TP-8(DIF) amplfier output. Differential waveforms which are 180 out of phase appear at TP-7 and TP-8.

1. Disk rotation Period Adjustment

Adjustment Procedure

- a) Turn off the power.
- b) Connect the cable of an exerciser to the connecter PJ c) Turn on the power of spindle moter.
- d) Set the normal disk.
- e) Seek the head to track 40.
- f) Adjust VRl on the spindle motor unit and set the pulse interval of the index output as follows: 200+0.6sec
2. Offtrack Adjustment

Adjustment Procedure

- a) Turn off the power.
- b) Connect the SMD-280 to the Exerciser and connect TP-1 to CH 1 of the oscilloscope, TP-2 to CH2, and the Exerciser index output terminal to the external trigger.
- c) Set the measuring conditions of the oscilloscope as follows:

Channel	CH1,CH2
AC-GND-DC	AC
VERT MODE	ADD
INVERT	ON
VOLTS/DIV	50 mV
TIME/DIV	20 msec

- d) Turn on the spindle motor and set the CE disk.
- e) Return the head to track 00. Next, move the head to track 40 using the STEP switch on the Exerciser.
- f) Observe the offtrack signal waveforms on the oscilloscope. If the ratio between the right and left burst signal levels (small/large) is 0.8 or less, insert the Phillipes screwdriver into the screwdriver insertion holes on the main board unit and loosen the two stepping clamper mounting screws. Next, insert the stepping motor unit back and forth while turning the screwdriver. after adjusting the burst signal level ratio to 0.8 or more, tighten the stepping clamper mounting screws.
- g) Apply the adhesive agent (LOCTITE #601) to the stepping clamper mounting screws.

#### Adjustment Procedure (Continued)

3. Index Timing Adjustment

Adjustment Procedure

- a) Turn off the power.
- b) Connect the SMD-280 to the Exerciser.
- c) Turn on the spindle motor and set the CE disk.
- d) Return the head to track 00. Next move the head to track 40 using the STEP switch on the Exerciser.
- e) Using the Exerciser, check that the index burst timing in the range 90-350 usec. If the timing in outside this range, adjust the index burst adjustment resistor (VRI).

4. Track 00 Sensor Position Adjustment

Adjustment Procedure

- a) Turn off the power.
- b) Connect the SMD-280 to the Exerciser.
- c) Check that the offtrack adjustment has been completed by CE disk.
- d) Set the measuring conditions of the oscilloscope as follows:

Channel	CH1
AC-GND-DC	DC
VERT-MODE	CH1
INVERT	-
VOLTS/DIV	1 V
TIME/DIV	0.1 msec

- e) Connect TP-1 to CH1 of the oscilloscope and short the terminal 1 and 4 of J4 by wire.
- f) Turn on the power.
- g) Set the normal disk and turn on the Spindle motor. Move the head carrige unit to the outermost track.
- h) Check whether the output at TP-1 is 1 V or less at track 2 using the oscilloscope.
- i) Next, check whether the output at track 1.
- j) Whn the outputs are more than 1 V at track 2 and less than 4 V at track 1, adjust them as follows.
- k) Insert the Phllips screwdriver through the shield cover or main board unit and loosen the track 00 sensor mounting screw.
- 1) Next, insert the flat screwdriver btween the main frame groove and track 00 sensor mounting board.
- m) While observing the oscilloscope, rotate the flat screwdriver and adjust the output at TP-1 until it is 1 V less at track 2 and 4 V or more at track 1.
- n) Tighten the track 00 sensor mounting screw.

#### **KEYBOARD**

You have reached this TIP scince Keyboard is suspected of the cause of the failure. You need to prepare good key-switch and key cap remover for remove the key switch for maintenance. You need to prepare the good spare Keyboard Unit for replacement.

The symptom may be one of follows.

- Character(s) are lost or changed incorrectly during key-in operation.
- 2. Excessive character(s) are transferred from the Keyboard to the System Unit.

Go to KEYBOARD-1 for the symptom 1 and 2 of the above.

#### T&D Operation

- 1. Insert the MS-DOS system disk to the Int. FDD Unit of the System Unit.
- 2. Turn ON the power switch for the System Unit.
- 3. Execute the T&D program for keyboard in accordance with the T&D operation procedure of "PART 8".

KEYBOARD TEST	IN FROGRESS 301000
	• • • • • • • • • • • • • • • • • • • •
IF TEST	OK, PRESS [DEL] THEN [ENTER] KEY

# Does all input operation function correctly ?

Yes: Another unit is suspected. No: Go to next page.

## KEYBOARD-1

## T&D Operation (Continued)

The symptom may be one of follows.

1. All input operation do not function correctly:

Go to KEYBOARD-2.

2. Specified input operation do not function correctly:

Refer to Key Matrix and key number (See next page ), then judge the Keyboard cable faulty or Key-switch faulty. If Keyboard cable faulty, go to KEYBOARD-3. If Key-switch faulty, go to KEYBOARD-4.

3. One or two input operation does not function correctly:

The Key-switch may be faulty. Go to KEYBORD-4.

			_	KBR'	Га				
		0	1	2	3	4	5	6	7
	A	84						· · · · · · · · · · · · · · · · · · ·	
	9	14	80	71	28	41	54	55	82
	8	13	72	26	27	77	40	53	58
	7	11	12	25	75	38	39	52	83
[	6	9	10	23	24	36	37	51	50
· 1	5	7	8	21	22	35	48	49	57
1	4	5	6	19	20	33	34	47	46
	3	3	4	17	18	31	32	44	45
	2	1	2	15	16	30	29	42	43
	1	60	70	62	73	64	66	68	56
l	0	59	69	_61	81	63	65	67	79

Table 4-1 Key Matrix

## KBSCNb

.



Figure 4-24 Key Number

#### KEYBOARD-2

Connector check

- 1. Turn OFF the power switch of the System Unit.
- 2. Disassemble the Upper Cover of the System Unit.

(Refer to PART 5)

3. Check that the keyboard cable (A) connect on the System PCB.



Figure 4-25 Connector check

Does the keyboard cable connect ?

Yes: Go to KEYBOARD-3.

No: Connect them, then repeat the operation to verify it. If the failure remains, go to KEYBOARD-3.

# Connector check for damage

1. Check the Keyboard cable for damage with AVO meter.



Figure 4-26 Check for Damage

# Is there any damage on the Keyboard cable ?

- Yes: Replace the Keyboard cable, then repeat the T&D opresion to verify it. If the failure remains, go to KEYBOARD-5.
  - No: Go to KEYBOARD-5.

#### Key-switch replacement

- 1. Turn OFF the power switch of the System Unit.
- 2. Disassemble the Upper Cover of the System Unit. (Refer to PART 5)
- 3. Remove the Keyboard from the System Unit.
- 4. To replace a key cap, hold the cap with the attached key cap remover as in the bellow and pull it out right above. When fixing a key cap, push the key cap just a bit below.
- 5. Replace the Key-switch with good spare one.



Figure 4-27 Key Cap Remover

Does the failure remain ?

Yes: Go to KEYBORD-4.

No: Key-switch is faulty.

#### **KEYBOARD-5**

#### Keyboard replacement

- Replace the Keyboard and Keyboard Cable with good spare ones. (Refer to PART 5)
- 2. Turn ON the power switch of the System Unit.
- 3. Repeat the T&D operation to verify it.

## Does the failure remain ?

Yes: The Keyboard is good. Another Unit may be suspected.

No: The Keyboard Unit is faulty.

You have reached this TIP since LCD Display is suspected of the cause of the failure.

The symptom may be one of the follows.

- 1. Neither of character nor graph appear on the LCD while the system is running.
- 2. Pictures on the LCD are distorted.

Go to LCD-1 for the symptom 1 of the above.

Go to LCD-15 for the symptom 2 of the above.

# Display check



Figure 4-28 Display Check

Are the above all dots displayed ?

Yes: Go to LCD-4.

No: Go to LCD-2.

# Upper/Lower half screen check

1. Check the LCD screen for whether a half of LCD screen is unable to display as shown in the figure 4-29.



Does above symptom appear ?

Yes: Go to LCD-15. No: Go to LCD-3.

# Extra dots or missing dots check

1. Check the extra dots and missing dots on a cetain column.



Figure 4-30 Extra Dots or Missing Dots Check

# Are there any extra or missing dots ?

Yes: Go to LCD-17. No: Go to LCD-15.

## Screen check at the start up time

1. After the display indicats all dot, confirm that the following message appeared on the screen.

MEMORY TEST XXX KB

Does the above message appears ?

Yes: Go to LCD-5.

No: Go to LCD-15.

#### Message check

1. After "MEMORY TEST XXX KB" message appears on the screen, confirm that the following message appears on the screen.

Place system disk in drive. Press any key when ready.

Does the above message appear ?

Yes: Go to LCD-6.

No: Go to LCD-15.

#### Display Test Menu check

- 1. After the MS-DOS loading, run the Test & Diagnostic.
- 2. Press "4" then "Enter" keys for selecting the Display test of DIAGNOSTIC TEST MENU. (Refer to PART 8)
- 3. Confirm that the following Display Sub-test Menu appears on the screen.

```
DISPLAY TEST
                                 XXXXXXX
SUB-TEST : XX
PASS COUNT: XXXXX
                      ERROR COUNT: XXXXX
                      READ DATA : XX
WRITE DATA: XX
                      STATUS
ADDRESS
        : XXXXXX
                                : XXX
SUB-TEST MENU :
01 - VRAM read/write
02 - Character attributes
.03 - Character set
04 - 80 * 25 Character display
05 - Graphics display (color set 0/1)
06 - 640 * 200 Graphics display
07 - 640 * 400 Graphics display
08 - Display page
09 - "H" pattern display
99 - Exit to DIAGNOSTIC TEST MENU
SELECT SUB-TEST NUMBER ?
```

#### Does the above message appear ?

Yes: Go to LCD-7.

No: Go to LCD-15.

## (01) VRAM read/write

 Press **01** then keys on the Display test menu. The following message appears on the screen for very short time, then it returns to the Display Test Menu.

DISPLAY TEST	xxxxxx
SUB-TEST : XX PASS COUNT: XXXXX WRITE DATA: XX ADDRESS : XXXXXX	ERROR COUNT: XXXXX READ DATA : XX STATUS : XXX

#### Does the error message appear ?

Yes: System PCB is faulty. Replace the System PCB (Refer to PART 5), then repeat the T&D operation to verify it.

No: Go to LCD-8.

#### (02) Character attributes

- 1. Press 02 then ENTER keys while the Display Test Menu appears. The following pattern appears on the screen. Note: The underline position of following screen display, "RRR....." to turn on and off.
- 2. Press ENTER key to return to the Display Test Menu.

NEXT LINE SHOWS REVERSE DISPLAY.
CHARACTER ATTRIBUTES
NEXT LINE SHOWS NORMAL DISPLAY. NNNNNNNNNNNNNNNNNNNNNNNNNNNN
NEXT LINE SHOWS INTENSIFIED DISPLAY.
NEXT LINE SHOWS REVERSE DISPLAY. RRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRRR
NEXT LINE SHOWS BLINKING DISPLAY. BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB
BLUE RED MAGENTA GREEN CYAN YELLOW WHITE
PRESS [ENTER] KEY

### Is the above pattern displayed correctly

Yes: Go to LCD-9.

## (03) Character set

- 1. Press 03 then ENTER keys on the Display Test Menu, then the following pattern appears on the screen.
- 2. Press ENTER key to return to the Display Test Menu.

#### Is the above pattern displayed correctry ?

Yes: Go to LCD-10.

# (04) 80 \* 25 Character display

- 1. Press 04 then ENTER keys while the Display Test Menu appears. The following pattern appears on the screen.
- 2. Press ENTER key to return to the Display Test Menu.

80*25 CHARACTER DISPLAY
0123456789012345678901234 678901234567890123456789
!"#\$%&'() *+, /01234547' .! XY7[¥]^ `abcdetebiik Impo
; #\$%& \/*T)=./0123436/C \/ZL\$J^_ abcdetgnijkimnup
"#⊅λ&'()#t)=./UI23456/8' (YZL¥]^_ abcdetghijklmnopq
#\$%&'()*+;/0123456785 YZ[¥]^_`abcdefghijklmnopgr
<b>\$%&amp;'()</b> *+;/0123456789 Z[¥]^_`abcdefghijklmnopgrs
%&'()*+,/0123456789: [[¥]^ `abcdefghijkimnopqrst
&'()*+;/0123456789:; ¥7^ `abcdefabi iklmngogrstu
(1)
$() \times 1 = (0127/5/789) + (-) = (0127/5/789) + (-) = (0127/5/789) + (-) = (0127/5/789) + (-) = (0127/5/789) + (-) = (0127/5/789) + (-) = (0127/5/789) + (-) = (0127/5/789) + (-) = (0127/5/789) + (-) = (0127/5/789) + (-) = (0127/5/789) + (-) = (0127/5/789) + (-) = (0127/5/789) + (-) = (0127/5/789) + (-) = (0127/5/789) + (-) = (0127/5/789) + (-) = (0127/5/789) + (-) = (0127/5/789) + (-) = (0127/5/789) + (-) = (0127/5/789) + (-) = (0127/5/789) + (-) = (0127/5/789) + (-) = (0127/5/789) + (-) = (0127/5/789) + (-) = (0127/5/789) + (-) = (0127/5/789) + (-) = (0127/5/789) + (-) = (0127/5789) + (-) = (0127/5789) + (-) = (0127/5789) + (-) = (0127/5789) + (-) = (0127/5789) + (-) = (0127789) + (-) = (0127789) + (-) = (0127789) + (-) = (0127789) + (-) = (0127789) + (-) = (0127789) + (-) = (0127789) + (-) = (0127789) + (-) = (0127789) + (-) = (0127789) + (-) = (0127789) + (-) = (0127789) + (-) = (0127789) + (-) = (0127789) + (-) = (0127789) + (-) = (0127789) + (-) = (0127789) + (-) = (0127789) + (-) = (01277889) + (-) = (0127789) + (-) = (0127789) + (-) = (0127789) + (-) = (0127789) + (-) = (0127789) + (-) = (0127789) + (-) = (0127789) + (-) = (0127789) + (-) = (0127789) + (-) = (0127789) + (-) = (0127789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + (-) = (012789) + $
()*T)~./U123436/07:;(=)accergh(jkimnopqrstuvw
)*+;/U123456/89:;<=>?ā abcdefghijklmnopqrstuvwx
*+,/0123456789:;<=>?@A sbcdefghijklmnopqrstuvwxy
+,/0123456789:;<=>?@ABL cdefghijklmnopgrstuvwxyz
,/0123456789:;<=>?@ABCD_defahijklmnopgrstuvwxyz[
- /0123456789;;(=)?268CDE} 3fabi ikimonearstuuwyy?[]
/0123454789:: (=)2208CDEEC = bijkinger stuuwyz(1)
/UI23436707:;(=)?dABCUErGH hijkimnopqrstuvwxyzijj
U123456/87:;<=>?@ABCDEFGHI ijklmnopqrstuvwxyz[]]A
123456789:;<=>?@ABCDEFGHIJ_jklmnopqrstuvwxyz[]]~A\$
23456789:;<=>?@ABCDEFGHIJ} jklmnopgrstuvwxyz{ } <sup>-</sup> AGū
DOCCE FENTED, KEY
rkedd Leinierj nei

## Is the above pattern displayed correctly ?

Yes: Go to LCD-11.

(05) Graphics display (color set 0/1)

- 1. Press 05 then ENTER keys while the Display Test Menu appears. The following pattern appears on the screen. Note: Right most block is the brightest.
- 2. Press ENTER key to return to the Display Test Menu.

320*200 GRAPHICS DISPLAY					
ſ					
PRESS [ENTER] KEY					

## Is the above pattern displayed correctly ?

Yes: Go to LCD-12.

(06) 640 \* 200 Graphics display

- 1. Press 06 then ENTER keys while the Display Test Menu appears. The following pattern appears on the screen. Note: Right most block (ALL DOTS DRIVEN) is the brightest.
- 2. Press ENTER key to return to the Display Test Menu.

640 <b>*</b> 2	00 GRAPHICS	DISPLAY				
	EVEN DOTS DRIVEN	ODD DOTS DRIVEN	ALL DOTS DRIVEN			
PRESS	LENTERJ KEY					

## Is the above pattern displayed correctly ?

Yes: Go to LCD-13.

#### (08) Display page

- 1. Press 08 then ENTER keys while the Display Test Menu appears. The following patturn appears on the screen. Note: The following screen change a page number (0 - 7).
- 2. Press ENTER key to return to the Display Test Menu.

DISPLAY	PAGE 0	
0000000	000000000000000000000000000000000000000	
0	0	
U N	0	
0	о л	
Ō	0	
0	0	
0	0	
0	U N	
Ō	0	
0	ū	
0	0	
ບ ດ	0	
0	0	
Ō	0	
0	0	
0	0	
0000000	0 000000000000000000000000000000000000	

### Is the above pattern displayed correctly ?

Yes: Go to LCD-14.

#### (09) "H" pattern display

- Press 09 then ENTER keys while the Display Test Menu appears. The following pattern appears on the screen.
- 2. Press ENTER key to return to the Display Test Menu.

НННННННННННННННННННННННННННННННННН ННЧЧЧНИНННЧНИНННННННННННННННННННННННН ННЧНЧНЫННЫНЫНЫНЫНЫНЫНЫНЫНЫНЫНЫНЫНЫНЫНЫ ННННННннннннннннннннннннннннннннннннн ННННННЫЯНННННННННННННННННННННННННННН 

## Is the above pattern displayed correctly ?

Yes: Go to LCD-15.

#### LCD-15

### Connector Check

- 1. Turn OFF the power switch of the System Unit.
- Remove the LCD from the LCD rear cover (Refer to PART 5), but the LCD cable. And put it on the Keyboard Unit.
- 3. Check the LCD connectors and cables are connected correctly & securely.



Figure 4-31 Connector Check

Are the connectors and cables connected correctly & securely ?

Yes: Go to LCD-16.

No: Connect it and repeat the T&D operation to verify it.

1. Check the Power voltage at the LCD connector for the appropriate voltage with AVO meter.



Figure 4-32 Voltage Check

Voltage Tolerance

Connector	Pin			Voltage		
J 2	+ Lead	- Lead	Nomal Vdc	Min Vdc	Max Vdc	
	12	6,11,15	+ 5(LCÐ)	+ <del>4:5</del> 4.7	+ <del>5.5</del> 5.6	
	14	6,11,15	- 15	- <del>15:5</del> -/5,8	- <del>14.5</del> - 14.3	

Are the voltages in tolerance ?

Yes: Go to LCD-17.

No: Go to POWER.

LCD Replacement

- 1. Turn OFF the power switch of the System Unit.
- 2. Replace the suspected LCD with a good spare LCD.
- 3. Turn ON the power switch of the System Unit.
- 4. Repeat the T&D operation to verify it.

## Does the failure remain ?

Yes: The LCD is good. Another Unit may be suspected. No: The LCD is faulty.

#### Ext. FDD (5.25" External Floppy Disk Drive)

You have reached this TIP since Ext. FDD (External FDD) is suspected of the cause of the failure. For the trouble shooting, you will need one good spare 5.25" Ext. FDD for the replacement.

External FDD is composed of following components. You will isolate the faulty component from them in this TIP.

External FDD components

- \* FDD assembly
- \* FDD PCB (FDD5Cl)
- \* Ni-Cd Battery Unit
- \* AC Adaptor
- \* Ext. FDD Cable

You need to prepair the following tools for this TIP.

Tools

- \* AVO meter
- \* MS-DOS System Disk (including T&D program file)
- \* Work Disk (formatted)
- \* Spair Ext. FDD Unit and Ext. FDD Cable
- \* Cleaning Disk (5.25")
- \* Screwdriver (phillips screwdriver)

Start from Ext. FDD-1 for any trouble-shooting of Ext. FDD.

Set up for the FDD test

- 1. Connect the Ext. FDD cable to the T1100 PLUS System and the Ext. FDD.
- 2. Connect the AC adaptor to the Ext. FDD, and plug in AC plug of the AC adaptor to a wall-outlet.
- 3. Set the PRT/FDD select switch of the Tll00 PLUS System to PRT position.
- 4. Insert the MS-DOS disk (including T&D program file) to the Int. FDD of the T1100 PLUS System.
- 5. Turn ON the power switches of the Tll00 PLUS System and the Ext. FDD, then run the FDD test program according to the operation procedure of T&D (PART 8: TEST & DIAGNOSTICS).



Figure 4-33 Set the External FDD

Go to Ext. FDD-2.

#### FDD test menu

- Proceed the T&D program to FDD test menu (FDD test menu is as follow).
- 2. Set the PRT/FDD select switch of the System Unit to "A" position.
- 3. Insert the good 5-inch work disk (error free) into the Ext. FDD.
- 4. Run all subtests of the FDD test program according to the T&D program operation procrdure. (refer to PART 8: TEST & DIAGNOSTICS)
  Following figure is an everple sense of FDD Test every sense.

Following figure is an example screen of FDD Test program.

FLOPPY DISK 501000 SUB-TEST : 01 PASS COUNT: 00000 ERROR COUNT: 00000 READ DATA : 00 WRITE DATA: 00 ADDRESS : 000000 STATUS : 000 SUB-TEST MENU : 01 - Sequential read 02 - Sequential read/write 03 - Random address/data 04 - Write specified address 05 - Read specified address 99 - Exit to DIAGNOSTIC TEST MENU SELECT SUB-TEST NUMBER ? 01 TEST LOOP (1:YES/2:NO) ? 2 ERROR STOP (1:YES/Z:NO) ? 1

#### Does any error message apperar?

Yes: Clean the Read/Write head of the Ext. FDD with cleaning disk. For head cleaning, insert a cleaning disk to the Ext. FDD then select "HEAD CLEANING" on a DIAGNOSTIC MENU of T&D program. (refer to PART 8: TEST & DIAGNOSTICS) If it leads you here again, go to Ext. FDD-3.

No: The Ext. FDD is good.

## Voltage check

Check the voltages of the Ext. FDD as following.

- 1. Turn OFF the power switches of the T1100 PLUS System Unit and Ext. FDD.
- 2. Open the upper cover of the Ext. FDD. (Refer to PART 5: REPLACEMENT/ADJUSTMENT)
- 3. Turn ON the power switch of the Ext. FDD, then check the voltages for the FDD assembly by a AVO meter. (All check points are shown in the Tables on next page.)



Figure 4-34 Voltage Check

To be continued.

•

# Voltage check (continued)

# Voltage Tolerances

Connector	Pin		Voltage		
Connector	+Lead	-Lead	Normal Vdc	Min Vdc	Max Vdc
~1	1	0.0	+12	+11.5	+14.5
JL	4	2,3	5	+ 4.5	+ 5.3

Are the voltages within the torelance.

Yes: Go to Ext. FDD-5

No: Go to Ext. FDD-4.

#### Voltage check

If the voltages to FDD assembly are not in tolerance, one of the AC adaptor, FDD PCB or Ni-Cd battery is suspected. Check all of them by a AVO meter as follows.

Note: Ni-Cd batter must be charged at least for an hour before the check.

- 1. Turn OFF the power switch of the Ext. FDD then pull out the DC plug of the AC adaptor from the Ext. FDD.
- 2. Check the voltage at the battery connector on the FDD PCB. (All check points are shown in the tables on next page.)
- 3. Check the output voltage of the AC adaptor at DC plug.



Figure 4-35 Voltage Check



Figure 4-36 AC Adaptor

To be continued.

## Voltage check (continued)

#### Voltage Tolerances

Output of Ni-Cd Battery

Connector	Pin		Voltage	
	+Lead	-Lead	-	
PJ4	1,2	3,4	More than 12 Vdc	

Output of AC adaptor

Pi	n	Voltage		
+Lead	-lead	Normal Vdc	Min Vdc	Max Vdc
Inner	Outer	+20	±10	122
Contact	Contact	+20	+10	722

- If output voltage of Ni-Cd battery is out of tolerance: ——> Change the battery.
- If output voltage of AC adaptor is out of tolerance: ——> Change the AC adaptor.
- If both output voltages of the battery & the AC adaptor are in the tolerance:
  - ----> Change the FDD PCB.
## Connector & jumper strap check

- 1. Check all connectors of the suspected FDD assembly whether they are connected properly and securely.
- 2. Check the jumper strap settings on the FDD assembly PCB.



Figure 4-37 Jumper of FDD PCB

## Are the connectors and jumper straps set properly?

Yes: Go to Ext. FDD-6.

No: Set the connector or the jumper strap properly then repeat to run FDD test program to verify it. If it leads you here again, go to Ext. FDD-6.

#### FDD change

- 1. Turn OFF the power switches of the Ext. FDD & the T1100 PLUS System Unit.
- 2. Change the FDD assembly with a good one for checking.
- 3. Run FDD test program for the Ext. FDD. If an error occurs again, the FDD PCB (FFD5Cl) or Ext. FDD cable are suspected.



Figure 4-38 FDD Change

Does any error occurs?

Yes: Go to Ext. FDD-7.

No: The FDD assembly is faulty. Change the FDD assembly with spare one.

## FDD cable change

The FDD PCB and EXT. FDD cable are still suspected. In this entry, you will isolate the faulty component from them.

- 1. Turn OFF the power switches of the Ext. FDD and the T1100 PLUS System Unit.
- 2. Change the Ext. FDD cable with good one for checking.
- 3. Turn ON the power switches of the Ext. FDD and the T1100 PLUS System Unit then run the FDD test program for Ext. FDD.



Figure 4-39 FDD Cable Change

#### Does any error occurs?

- Yes: Go to Ext. FDD-8.
- No: The Ext. FDD cable is faulty. Change the Ext. FDD cable with spare one.

#### FDD PCB change

The FDD PCB is suspected. Change the FDD PCB (FFD5Cl) refering to PART 5: REPLACEMENT /ADJUSTMENT.

- 1. Turn OFF the power switches of the Ext. FDD and the T1100 PLUS System Unit.
- 2. Replace the Ext. FDD PCB then run FDD test program for the Ext. FDD.



Figure 4-40 FDD PCB Change

#### Does any error occurs?

- Yes: Ext. FDD UNIT is good. The System board of the T1100 PLUS System Unit is suspected. Go to the TIP of System PCB.
- No: The FDD PCB of the Ext. FDD is faulty. Change the FDD PCB.

## 5.1 DISASSEMBLING THE UPPER COVER OF THE SYSTEM UNIT

- 1. Turn OFF the power switch of the System Unit.
- Turn the System Unit upside down, then remove the five screws

   (A) on the Lower Cover.
- 3. Turn the System Unit to normal position, then remove the three screws (B) on the rear panel of the System Unit.



Figure 5-1 Five Scres Removal



Figure 5-2 Three Screws removal

To be continued.

## 5.1 DISASSEMBLING THE UPPER COVER OF THE SYSTEM UNIT (Continued)

REMOVAL

4. Stand the Upper Cover (C) to left side of the System Unit as shown in the figure 5-3.



Figure 5-3 Disassemble the Upper Cover

REPLACEMENT

#### 5.2 UPPER COVER REMOVAL/REPLACEMENT

## REMOVAL

- 1. Turn OFF the power switch of the System Unit.
- 2. Disassemble the Upper Cover of the System Unit.

(see section 5.1)

- 3. Lift up the Keyboard Unit, then put it in front of the System PCB (A).
- 4. Lift up the Indicator plate (B), then put it on the System PCB (A).
- 5. Disconnected the LCD cable (C) from the System PCB (A), then remove the one screw (D) from the System PCB (A) for disconnected the GND cable (E) of LCD Display to remove the Upper Cover (F).



Figure 5-4 Upper Cover Removal

REPLACEMENT

## 5.3 KEYEOARD UNIT REMOVAL/REPLACEMENT

#### REMOVAL

- 1. Turn OFF the power switch of the System Unit.
- 2. Disassemble the Upper Cover of the System Unit.

(see section 5.1)

- 3. Lift up the Keyboard Unit (A), then put it in front of the System PCB (B).
- 4. Pull the pressure plate (C) of connector (PJ 1), then pull out the keyboard cable (D) from the System PCB (B) to remove the Keyboard Unit (A).



Figure 5-5 Keyboard Unit Removal

#### REPLACEMENT

Follow the reverse procedure.

The Keyboard cable (Flat cable) is fixed to the Keyboard connector with pressure plate. To connect the Keyboard connector insert the cable into the connector then press the pressure plate securely.

## 5.4 INDICATOR REMOVAL/REPLACEMENT

REMOVAL

- 1. Turn OFF the power switch of the System Unit.
- 2. Disassemble the Upper Cover of the System Unit.

(see section 5.1)

- 3. Lift up the Keyboard Unit, then put it in front of the System PCB (A). (refer to figure 5-5)
- 4. Lift up the Indicator Plate (B), then disconnect the LED cable (C) from the System PCB (A) to remove it.
- 5. Remove the one screw (D) on the rear panel of the Indicator Plate (B) to remove the Indicator (E).



Figure 5-6 Indicator Plate Removal



Figure 5-7 Indicator Removal

REPLACEMENT

## 5.5 BATTERY PACKAGE AND POWER SUPPLY PCB REMOVAL / REPLACEMENT

#### REMOVAL

- 1. Turn OFF the power switch of the System Unit.
- 2. Disassemble the Upper Cover of the System Unit.

(see section 5.1)

- 3. Disconnect the three cables (A) from the Power Supply PCB (B).
- 4. Remove the Battery Package (C) on the FDD base (D).
- 5. Remove the two screws (E) on the rear panel of the System Unit to remove the filler panel (F).
- 6. Remove the three screws (G) on the Power Supply PCB (B), then remove the metal plate (I) to remove the Power Supply PCB.



Figure 5-8 Battery Package and Power Supply PCB Removal

#### RPLACEMENT

#### 5.6 FLOPPY DISK DRIVE BASE REMOVAL/REPLACEMENT

## REMOVAL

- 1. Turn OFF the power switch of the System Unit.
- 2. Disassemble the Upper Cover of the System Unit.

(see section 5.1)

- 3. Remove the Keyboard Unit and Indicater Plate from the System PCB. (see section 5.3, 5.4)
- 4. Disconnected the FDD cable(s) (A) from the System PCB (B).
- 5. Remove the four screws (C)(D) on the FDD base (E) to remove the FDD baes (E).



Figure 5-9 FDD Base Removal

#### REPLACEMENT

Follow the reverse procedure. Screws (D) is short screw.

#### 5.7 FLOPPY DISK DRIVE REMOVAL/REPLACEMENT

## REMOVAL

- 1. Turn OFF the power switch of the System Unit.
- 2. Disassemble the Upper Cover of the System Unit.

(see section 5.1)

3. Remove the Keyboard Unit, Indicator plate and FDD base from the System Unit. (see section 5.3, 5.4, 5.6)

In the case of the F type

- 4. Remove the four screws (A)(B) on the FDD base (C), then remove the metal plate (D) and Floppy Disk Drive (E).
- 5. Push the both side nales of the filler panel (F), then remove it.



Figure 5-10 Floppy Disk Drive Removal (F type)

REPLACEMENT

Follow the reverse procedure. Screws (A) is flat head screws.

To be continued.

## 5.7 FLOPPY DISK DRIVE REMOVAL/REPLACEMENT (Continued)

#### REMOVAL

#### In the case of the F/F type

- 4. Remove the eight screws (G)(H) on the FDD base, then remove the metal plate (T) and bottom Floppy Disk Drive (J)
- 5. Pass the FDD cable through a slit of the FDD base to remove the top Floppy Disk Drive (K).



Figure 5-11 Floppy Disk Drive Removal (F/F type)

REPLACEMENT

Follow the reverse procedure. Screws (G) is flat head screw.

#### 5.8 FDD BEZEL REMOVAL/REPLACEMENT

#### REMOVAL

- 1. Turn OFF the power switch of the System Unit.
- 2. Remove the Upper Cover, Keyboard Unit, Indicator plate, FDD base and FDD. (see section 5.2, 5.3, 5.4 5.6, 5.7)
- 3. Spread the four nailes (A) with the blade scrwdriver to remove the FDD cover as shown in the figure 5-12.
- 4. Remove the two screws (B) on the FDD device (C) to remove the FDD bezel (D). (A)





Figure 5-13 FDD Bezel Removal

REPLACEMENT

#### 5.9 SYSTEM PCB REMOVAL/REPLACEMENT

#### REMOVAL

- 1. Turn OFF the power switch of the System Unit.
- 2. Remove the Upper Cover, Keyboard Unit, indicator plate and FDD base (see section 5.2, 5.3, 5.4, 5.6)
- 3. Remove the Expansion slot PCB (A) from the System PCB (B).
- 4. Disconnected the Speaker cable (C) from the System PCB (B).
- 5. Remove the three screws (D) on the System PCB (B) to remove the System PCB (B).



Figure 5-14 System PCB Rempval

#### REPLACEMENT

## 5.10 SPEAKER AND INSULATER REMOVAL/REPLACEMENT

#### REMOVAL

- 1. Turn OFF the power switch of the System Unit.
- 2. Remove the Upper Cover, Keyboard Unit, Indicator plate, FDD base and System PCB. (see section 5.2, 5.3, 5.4, 5.6, 5.9)
- 3. The speaker (A) is mounted on the Lower Cover (B) with a locking lever (C). Push the locking lever (C) outward so that the speaker is free to move, then pull out the speaker (A) from the Lower Cover (B).
- 4. Peel the Insulater (D) to remove it.



Figure 5-15 Speaker and Insulater Removal

#### REPLACEMENT

## 5.11 LCD MASK REMOVAL/REPLACEMENT

### REMOVAL

- 1. Turn OFF the power switch of the System Unit.
- Replace the latches (A) by sliding them forward hold the latches and pull up the display, then open the LCD as shown in the figure 5-16.
- 3. Peel the seal (B) from LCD Mask (C) with a pear of tweezers and remove it.



Figure 5-16 Opening the LCD



Figure 5-17 Peeling the Seal

To be continued.

# 5.11 LCD MASK REMOVAL/REPLACEMENT (Continued)

## REMOVAL

4. Remove the one screw (D) from the LCD Mask (E), then slide the LCD Mask (E) to the forward position a little to remove it.



Figure 5-18 LCD Mask Removal

REPLACEMENT

## 5.12 LCD REMOVAL/REPLACEMENT

# REMOVAL

- 1. Turn OFF the power switch of the System Unit.
- 2. Remove the LCD Mask from the System Unit.

(see section 5.11)

- 3. Remove the four screws (A) on the LCD (B).
- 4. Lift up the LCD (B), then put it on the Keyboard Unit.
- 5. Disconnect the LCD cable (C) from the rear of the LCD to remove the LCD (B).



Figure 5-19 Four Screws Removal



Figure 5-20 LCD Removal

REPLACEMENT

## 5.13 LCD REAR COVER REMOVAL/REPLACEMENT

## REMOVAL

- 1. Turn OFF the power switch of the System Unit.
- 2. Remove the LCD Mask and LCD. (see section 5.11, 5.12)
- 3. Peel the seal (A) with a pair of tweezers from the hinge (B), then remove it.
- 4. Peel the LCD GND cable (C) from the LCD rear cover (D).
- 5. Remove the two screws (E) on the hinge (B).



Figure 5-21 Peeling the Seal



Figure 5-22 Two Mounting Screws Removal

To be continued.

## 5.13 LCD REAR COVER REMOVAL/REPLACEMENT (Continued)

## REMOVAL

- 5. Turn the LCD rear cover down, then remove the hinge (E) from the Upper Cover (F).
- 6. Pull out the torsion bar (G) from hole of the Upper Cover (H).
- 7. Remove the LCD rear cover (I) to forward position.



Figure 5-23 LCD Rear Cover Removal

#### REPLACEMENT

#### 5.14 MEMORY CARD REMOVAL/REPLACEMENT (Option)

## REMOVAL

- 1. Turn OFF the power switch of the System Unit.
- 2. Disassemble the Upper Cover of the System Unit.

(see section 5.1)

- 3. Lift up the Keyboard Unit and Indicator plate, put it front of the System PCB (A) as shown in the figure 5-24.
- 4. Pull out the Memory Card (B) from the System PCB (A).
- 5. If the memory size of the T1100 PLUS System have been changed you must change the setting of configuration DIP switch (C). (Refer to page 1-10)



Figure 5-24 Memory Card Removal

REPLACEMENT

# 5.15 MODEM CARD AND I/O EXPANSION CARD REMOVAL/REPLACEMENT (Option)

## REMOVAL

- 1. Turn OFF the power switch of the System Unit.
- 2. Remove the two screws (A) fixing the Modem Card (B).
- 3. Hook the card puller (C) into the holes (D).
- 4. Hold the card puller (C) and gently slide out the card.



Figure 5-25 Two Screws Removal



Figure 5-26 Modem Card or I/O Expansion Card Removal

## REPLACEMENT

5.16 5.25" EXTERNAL FDD DISASSEMBLE/ASSEMBLE (option) Upper Cover Removal/Replacement

REMOVAL

- 1. Turn OFF the power switch of the Ext. FDD (External FDD) and the System Unit then remove the Ext. FDD cable from the rear of the Ext. FDD Unit.
- 2. Remove four screws (A) from the Ext. FDD.
- 3. Slide the Upper Cover (B) backward to remove it.



Figure 5-27 Upper Cover Removal

REPLACEMENT

5.16 5.25" EXTERNAL FDD DISASSEMBLE/ASSEMBLE (Continued) FDD Assembly ( and Front Panel) Removal/Replacement

REMOVAL

- 1. Remove three screws (A) of the FDD assembly.
- 2. Disconnect the signal cable connector J2 (B) and power cable connector J1 (C) on the FDD assembly.
- 3. Slide the FDD assembly forward to remove it.
- 4. The FDD assembly has a front panel (D) which is mounted to the FDD assembly by two screws (E). Remove the two screws (E) to remove the front panel if need.



Figure 5-28 FDD Assembly Removal

#### REPLACEMENT

5.16 5.25" EXTERNAL FDD DISASSEMBLE/ASSEMBLE (Continued) FDD PCB (FFD5Cl) Removal/Replacement

## REMOVAL

- 1. Disconnect the battery connector PJ4 (A) on the FDD PCB.
- 2. The FDD PCB (B) is mounted on the lower cover with a nylon latch (C) and a slot (D). Nip head of the nylon latch on the PCB by a longnose plier to be free then lift the PCB up by getting it out of the slit.



Figure 5-29 FDD PCB Removal

#### REPLACEMENT

## 5.16 5.25" EXTERNAL FDD DISASSEMBLE/ASSEMBLE (Continued) Battery Removal/Replacement

#### REMOVAL

The battery stock room is there under the FDD assembly.. Before removing the battery, you have to remove the FDD assembly and disconnect the battery connector PJ4 on the FDD PCB.

- 1. Remove the battery cover screw (A).
- 2. Slide the battery cover (B) backward one inch to unhoock then lift up the battery cover. You can access the battery.



Figure 5-30 Battery Removal

## REPLACEMENT

# PART 6 LOCATION

# CONTENTS

SYSTEM	UNIT	6-2
	Front View	6-2
	Rear Panel	6-3
KEYBOAR	D	6-4
	U.S.A. Version	6-4
	U.K. Version	6-5
	German Version	6-6
	French Version	6-7
	Spanish Version	6-8
	Italian Version	6-9
	Scandinavia Version	6-10
(CE TA	BCode-Table	6-11
SYSTEM	PCB	6-12
FLOPPY	DISK DRIVE	6-14
	Top View	6-14
	Bottom View	6-15
	FDD PCB	6-16
CONNECTOR		
	System Unit Rear Panel	6-17

- (A) System PCB
- (B) Memory Card (Option)
- (C) 3.5" Floppy Disk Drive F type .... One Floppy Disk Drive F/F type ... Two Floppy Disk Drive
- (D) Keyboard
- (E) Power Supply Unit
- (F) Speaker
- (G) LCD Display
- (H) Upper Cover
- (I) Lower Cover



Figure 6-1 Front View of System Unit

- (A) Power Switch
- (B) DC Jack
- (C) Display Connector (for Color Display)
- (D) Display Connector (for Monochrome Display)
- (E) Printer or Expansion FDD Connector
- (F) RS232C Cable Connector
- (G) Modem Card or Interface Card Slot
- (H) Printer / FDD Select Switch
- (I) LCD Contrast Volume



Figure 6-2 Rear Panel of System Unit



Figure 6-3 U.S.A. Version



Figure 6-4 U.K. Version



Figure 6-5 German Version



Figure 6-6 French Version

6-7



Figure 6-7 Spanish Version

6-8



Figure 6-8 Italian Version


Figure 6-9 Scandinavian Version



Table 6-1 Code Table

HEXA DECIMAL VALUE	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F
0	BLANK		BLANK ISPACE	0	0	Ρ	د	р	Ç	É	á				α	III
ł	٢		!	1	Α	Q	۵	q	ü	æ	í				ß	+
2		1	11	2	В	R	b	r	é	Æ	ó				Γ	N
3	V	!!	#	3	С	S	С	S	â	\$	ú				π	>
4	•	T	\$	4	D	Т	d	t	ä	ö	ñ	$\left  - \right $		IT -	Σ	$\left( \right)$
5	÷	ඉ	%	5	Ε	U	е	u	à	ò	Ñ	H		F	σ	J
6	<b></b>	-	&	6	F	V	f	v	å	û	₫	$\left  - \right $			ц	·ŀ·
7	•	1	'	7	G	W	g	×	ç	ù	ō				τ	$\approx$
8	•	1	(	8	Η	X	h	x	<e< td=""><td>ÿ</td><td>i</td><td>h</td><td></td><td></td><td>δ</td><td>0</td></e<>	ÿ	i	h			δ	0
9	0	ł		9		Y	i	у	:e	Ö		H			θ	•
Α	0		*	:	J	Ζ	j	Z	è	Ü					Ω	•
В	ď	-	+	•	κ	[	k	{	ï	¢	1/2				δ	$\overline{}$
С	Ŷ		,	<	L	1	-	1	î	£	1⁄4				8	n
D	J			=	Μ	]	m	}	ì	3⁄4	i	$\square$			φ	2
E	J		•	>	N	^	n	$\sim$	Ä	Pt	ø	þ			$\in$	
F	₽	•	1	?	0		0	Δ	Å	f	»	h			$\cap$	BLANK FF



Figure 6-10 System PCB

- (A) Keyboard Connector
- (B) Configuration DIP Switch
- (C) Expansion Bus Connector
- (D) CPU
- (E) LCD Contrast Volume
- (F) Printer/FDD Select Switch
- (G) Power Supply Connector 2
- (H) Ni-Cd Battery
- (I) Power Supply Connector 1
- (J) Composit Video Connector
- (K) Color CRT Display Connector
- (L) External FDD and Printer Connector
- (M) RS232C Connector
- (N) FDD 1 Connector
- (O) FDD 2 Connector
- (P) Expansion Memory Connector
- (Q) Indicator Connector
- (R) Memory Chips (256 KB)
- (S) ROM (BIOS)
- (T) Speaker Connector
- (U) LCD Connector

- (A) Head Assembly
- (B) Stepping Motor
- (C) Track 00 sensor



Figure 6-11 Top View of Mechanical Assembly

## (A) Drive Motor



Figure 6-12 Bottom View of FDD

## FLOPPY DISK DRIVE (FDD) (FDD PCB)

- (A) PJ 2 Interface and power connector
- (B) PJ 3 Sensor connector
- (C) PJ 4 Sensor connector
- (D) PJ 5 Step motor connector
- (E) PJ 6 Read/Write head 0 connector
- (F) PJ 7 Read/Write head 1 connector



Figure 6-13 FDD PCB



Figure 6-14 System Unit Rear Panel

Pin No.	Signal	Pin No.	Signal	Pin No.	Signal
PJ 13		PJ 14			
1	GND	1	STROB0	21	GND
2	GND	2	PD01	22	GND
3	CRV1	3	PD11	23	GND
4	CGVl	4	PD21	24	GND
5	CBVl	5	PD 31	25	GND
6	CIVL	6	PD41		
7	NC	7	PD51		
8	CHSYl	8	PD61		
9	CVSYl	9	PD 71		
		10	ACK0		
		11	BUSYl	PJ 15	
		12	PEl	1	DSD1
		13	SELEC1	2	RD 0
		14	AUTFD0	3	SD0
PJ 12		15	ERROR 0	4	DTR1
1	P26CP	16	PINT0	5	GND
2	GND	17	SLINO	6	DSRl
		18	GND	7	RTSl
		19	GND	8	CTSl
		20	GND	9	RTl

## PART 7 REPLACEMENT PARTS CATALOG

The followings are parts catalogs in accordance with a Field Replaceable Unit (FRU) maintenance philosophy.

7.1	System Unit	7-2
7.2	AC Adaptor	7-4
7.3	5.25" External FDD	7-5

# 7.1 System Unit



T1100PLUS System

INDEX	PART NUMBER	DESCRIPTION	NOTE
NO.		······	· · · · · · · · · · · · · · · · · · ·
1	47T108477P1	LCD Mask	
2	VF0014P03	LCD (Liquid Crystal Display)	
3	UL0065P03	LCD Harness	
4	47M140393G1	LCD Cover Sub Assy	
5	47p127400p1	Hinge	
6	47M140394G1	Upper Caver Sub Assy	
7	47K154048P5	Seal l	
8	47K156063P1	Seal 2	
9	34M741476G01	Power Supply PCB FPLPS1	
10	XZ0075P02	Battery Package	
11	ZA0652P01	3.5" FDD (Floppy Disk Drive)	
. 12	47M140552G1	FDD Bezel	
13	47T108478P1	FDD Base	
14	34M741481G01	Expansion Slot PCB FPLBP1	
15	34M741486G01	Indicator (LED) PCB FPLED1	
16	UE0182P11 UE0182P12	Keyboard Keyboard	(TEG, TIU) (TAI, TAP)
17	34T779961G01	System Board	
18	39K156042G1	Speaker with Harness	
19	47M140395G1	Lower Cover Sub Assy	

## 7.2 AC Adaptor

INDEX No.	PART NUMBER	DESCRIPTION	NOTE
1	UA0266P01	AC Adaptor	TAI Version
	UA0266P02	AC Adaptor	TAP Version



AC Adaptor



Figure 7-3 5.25" External FDD

## 7.3 5.25" External FDD (Contiuned)

INDEX No.	PART NUMBER	DESCRIPTION	NOTE
1	47p127086p1	Upper Cover	
2	47p127085p1	Lower Cover	
3	34P710241G01	PCB	
4	47M137924P1	Battery Cover	
5	XZ0067P01	Battery	
6	47p127089p1	Front Panel	
7	ZA0162P01	5.25 inch FDD	
8	UL0034P23	FDD PS Cable	
9	UL0046P13DD004	Cable	

## 8.1 INTRODUCTION

## 8.1.1 General

The purpose of this T1100 PLUS Test and Diagnostics is to check the functions of all hardware modules of the T1100 PLUS Personal Computer.

This T1100 PLUS Test and Diagnostics is structured under the MS-DOS, and consists of 17 programs covering all of the hardware modules supported in T1100 PLUS Personal Computer system as described in STRUCTURE section.

The **CE Diagnostic Test Program** is provided as a file in the MS-DOS System Disk. You have to run the MS-DOS before you load the CE Diagnostic Test Program.

The service engineer utilize these programs to isolate the trouble by selecting the appropriate program by the operation procedure described in OPERATION section.

## 8.1.2 Components Required

The following devices are required to execute the test program system.



```
Where:
```

CPU	: Central Processer Unit
RAM	: Random Access Memory ; 256KB
ROM	: Read Only Memory; 32KB
DSP	: LCD Unit
КВ	: Keyboard
FDD	: Floppy Disk Drive ;720KB

### \*

## Devices to be tested

RAM	: Random Access Memory
ROM	: Read Only Memory
KB	: Keyboard
DSP	: LCD Unit
FDD	: Floppy Disk Drive (720KB/360KB)
PRT	: Printer Device or Wraparound connector
RSC	: Communications controller + Wraparound connector card, Modem
HDD	: Hard Disk Drive
RTM	: Real Timer

NDP : High speed numeric processor

### 8.1.3 Structure

The T1100 PLUS test program system is composed of 17 program modules executed under the Test Monitor.

The 17 program modules can be divided into two groups, the Service Program modules (HDD format, Landing zone seek, Head cleaning, Log utility, Running test, FDD utilities, and System configuration) and the Test Program modules (all other modules). Those are shown in the figure on next page.

Each of the Test Program modules contains some number of subtest programs which are shown in the **ANNEX A:** Test Program List.

Don't execute NDP Test . If you execute NDP Test, error status is displayed on the screen. TEST PROGRAM STRUCTURE

## SERVICE PROGRAM MODULES TEST PROGRAM MODULES



#### 8.2 OPERATION

This section describes how to operate the Tl100 PLUS Test and Diagnostics such as **CE Diagnostic Test Program**. These Diagnostic Test Programs are provided in the MS-DOS System Disk. You have to run the MS-DOS before you load the CE Diagnostic Test Program.

## 8.2.1 CE DIAGNOSTIC

(1) Test program loading

Insert the MS-DOS disk to the internal disk drive, then turn ON the power of the T1100 PLUS. The MS-DOS is loaded after **Power On Self-test** execution. After the loading, following messages appear on the screen. And press the "ENTER" Key twice, and then file name of **CE Diagnostic** as **testce** to load the diagnostic program. If **Current date** and **Current time** is mistake, input the **Enter new date** and **Enter new time** then file name of **Diagnostic** as **testce** to load the diagnostic program.

Toshiba Personal Computer (R2100EN) Preliminary version Copyright 1984,86 Toshiba Corporation MS-DOS Ver 2.11 Copyright 1983,84 Microsoft Corp. Command Ver 2.11V Current date is Wed 1-01-1986 Enter new date : Current time is 0:36:46.00 Enter new time : A><u>testce</u>

The underlined portion on the above screen is for the input message. After the above operation, the test program loading is complete.

### (2) Module selection

```
The following screen (Diagnostic Menu) is displayed after the test program loading.
```

The TOSHIBA personal computer DIAGNOSTICS version 0.12 (c) copyright TOSHIBA Corp 1986 DIAGNOSTICS MENU : 1 - DIAGNOSTIC TEST 2 - HARD DISK FORMAT 3 - SEEK TO LANDING ZONE (HDD) 4 - HEAD CLEANING 5 - LOG UTILITIES 6 - RUNNING TEST 7 - FDD UTILITIES 8 - SYSTEM CONFIGURATION 9 - EXIT TO MS-DOS

Input a module number and then press the "ENTER" key to select the module on DIAGNOSTIC MENU. When you input;

- 1 : Displays the Diagnostic Test Menu. See page 8-10. (includes pressing "ENTER" key only)
- 2 : Executes the Hard Disk Format. See page 8-35.
- 3 : Seeks the head of HDD to Landing Zone. See page 8-37.
- 4 : Cleans the head of FDD. See page 8-38.
- 5 : Displays the error logs. See page 8-39.
- 6 : Executes the running test. See page 8-41.
- 7 : Executes the format, copy and dump of FDD. See page 8-42.
- 8 : Displays the system configuration. See page 8-43.
- 9 : Returns to MS-DOS

If you input the except above module number, the screen return to the Diagnostic Menu. (above screen)

(3) Displaying of system configuration

After press "8" and "ENTER" keys of DIAGNOSTIC MENU, the following system configuration is displayed on the LCD Unit/CRT Display Unit.

SYSTEM CONFIGURATION :
 \* - 640KB MEMORY
 \* - LCD DISPLAY
 \* - 2 FLOPPY DISK DRIVE(S)
 \* - 1 ASYNC ADAPTER
 \* - 0 HARD DISK DRIVE(S)
 \* - 1 PRINTER ADAPTER
 \* - 0 MATH CO-PROCESSOR
PRESS [ENTER] KEY

Above message is an example of F/F type System .

Compare your System Unit and System Configuration of above message, and then if it is good, press the "ENTER" key. If it is no good, turn OFF the power switch of the System Unit, and then check the configuration DIP switch. (Refer to page 1-10) Repeat the operation from step (1) after correcting them.

#### (4) Test selection

After press "1" and "ENTER" keys of DIAGNOSTIC MENU, the following screen appears on the LCD Unit/CRT Display Unit.

The TOSHIBA personal computer DIAGNOSTICS version 0.12 (c) copyright TOSHIBA Corp 1986 DIAGNOSTIC TEST MENU : 1 - SYSTEM TEST 2 - MEMORY TEST 3 - KEYBOARD TEST 4 - DISPLAY TEST 5 - FLOPPY DISK TEST 6 - PRINTER TEST 7 - ASYNC TEST 8 - HARD DISK TEST 9 - REAL TIMER TEST 10 - NDP TEST 88 - FDD & HDD ERROR RETRY COUNT SET 99 - EXIT TO DIAGNOSTICS MENU PRESS [0]-[9] KEY

Input the test number, and then press the "ENTER" key to execute the DIAGNOSTIC TEST MENU.

If you input the above test number (1 - 10), System Unit execute the each test.

If you input the above test number (88), You can set the error retry count of the FDD and HDD.

If you input the above test number (99), the Screen return to the DIAGNOSTIC MENU. (Refer to page 8-8.)

If you input except above test number, the screen return to the Diagnostic Test Menu. (above screen)

(5) Subtest and test mode selection

The subtest menu screen (the following sample is for FDD) is displayed after selecting any test(1-7) at test selection, so input two digit subtest number. (Refer to ANNEX A: Test Program List)

FLOPPY DISK	501000	
SUB-TEST : 01 PASS COUNT: 00000 WRITE DATA: 00 ADDRESS : 000000	ERROR COUNT: 00000 READ DATA: 00 STATUS: 000	
SUB-TEST MENU :		
01 - Sequential read 02 - Sequential read/ 03 - Random address/d 04 - Write specified 05 - Read specified a 99 - Exit to DIAGNOST	write ata address ddress IC TEST MENU	
SELECT SUB-TEST NUMBE TEST LOOP (1:YES/2:NO ERROR STOP (1:YES/2:NO	R ? 01 0.) ? 2 0) ? 1	

where,





Select a subtest by typing two-digit number. The input number "99" make the control return to Diagnostic Test Menu. Note 2 : Test mode selection

The test program execution mode can be specified as follows after the test ends or when an error occurs.

#### TEST LOOP (1:YES/2:NO) ?

- 1 : At each time a test cycle ends, it increments the pass counter by one and repeats the test cycle. (If you press "RETURN" key, it is assumed to be TEST LOOP 1:YES.)
- 2: At the end of test cycle, it terminates the test execution and exits to the subtest selection menu.

#### ERROR STOP (1:YES/2:NO) ?

1 : When an error occurs, it displays the error status at column 7 (Refer to ANNEX C ) and stops the execution of test program. The operation guide displays on the right side of the screen as follows.

((HALT OPERATION)) 1 : Test End 2 : Continue 3 : Retry Trout "1" how on the terminated the test of

input "1" key	:	It terminates the test program
		execution and exits to the
		subtest selection menu.
Input "2" key	:	It continues the test.
Input "3" key	:	It retrys the test.

- 2: When an error occurs, it displays the error status, then it increments the error counter by one and goes to the next test step.
- Note : The Running test will neglect the "TEST LOOP (N)", and "ERROR STOP (Y)". If you stop the Running test, press "Ctrl" + "Break" keys. The screen return to the DIAGNOSTIC MENU.

## (6) Termination

When it is needed to terminate the test program execution, press the "Ctrl" + "Break" keys. The screen return to the DIAGNOSTIC MENU.

#### 8.3 SYSTEM TEST

#### Summary of the System Test

This program performs the checksum test of the ROM on the Systems PCB. (Test limits : F8000H - FFFFFH, 32KB)

#### Subtest and test mode selection

After pressing "1" and "ENTER" keys at test selection of DIAGNOSTIC TEST MENU, the following screen appears for subtest and test mode selection.

SYSTEM TEST XXXXX SUB-TEST : XX PASS COUNT: XXXXX ERROR COUNT: XXXXX WRITE DATA: XX READ DATA : XX ADDRESS : XXXXXX STATUS : XXX SUB-TEST MENU : 01 - ROM checksum 02 - Secound ROM checksum 97 - Exit to DIAGNOSTIC TEST MENU SELECT SUB-TEST NUMBER ?

Select desired subtest by pressing two digits subtest number in SUBTEST MENU as shown above and "ENTER". Then select the test mode by pressing "1:YES" or "2:NO" and "ENTER" keys for **TEST LOOP** and **ERROR STOP** question respectively.

The selected subtest starts and test information such as **SUBTEST No., PASS COUNT, ERROR COUNT, WRITE DATA, READ DATA, ADDRESS**, and **STATUS** are displayed and updated during execution as shown above.

#### Summary of the Memory Test

This test performs the memory read/write test with constant data (Five patterns) and address pattern data and also memory refresh test for RAM.

### Subtest and test mode selection

After pressing "2" and "ENTER" keys at test selection on the DIAGNOSTIC TEST MENU, the following screen appears for subtest and test mode selection.

MEMORY TEST XXXXXX SUB-TEST : XX PASS COUNT: XXXXX ERROR COUNT: XXXXX WRITE DATA: XX READ DATA : XX ADDRESS : XXXXXX STATUS : XXX SUB-TEST MENU : 01 - RAM constant data 02 - RAM address pattern data 03 - RAM refresh 97 - Exit to DIAGNOSTIC TEST MENU SELECT SUB-TEST NUMBER ?

Select desired subtest by pressing two digits subtest number in SUBTEST MENU as shown above and "ENTER" key. Then select the test mode by pressing "1:YES" or "2:NO" and "ENTER" for TEST LOOP and ERROR STOP question respectively.

The selected subtest starts and test information such as **SUBTEST No., PASS COUNT, ERROR COUNT, WRITE DATA, READ DATA, ADDRESS,** and **STATUS** are displayed and updated during execution as shown above.

Refer the following page for subtest description. Refer to the ANNEX C for error status code.

### Subtest description

(Test limits : OH - Max size)

Subtest 01 Constant data read/write test

Writes constant data to Memory, and then reads and compares it with the original data. The constant data are "FFFFH", "AAAAH", "5555H", "0101H" and "0000H".

Subtest 02 Address pattern data read/write test

Makes the segment address and offset address by XORing, and then writes the address pattern data it and reads and compares them with a original data.

Subtest 03 Memory refresh test

Writes constant data in 256 byte length to Memory, and then reads and compares it with the original data. The constant data are "AAAAH" and "5555H". A certain interval time will be taken between the write and the read operations.

#### 8.5 KEYBOARD TEST

#### Summary of the Keyboard Test

This test performs the function test of keyboard by pressing all the keys according to the keyboard pattern on the screen.

#### Subtest and test mode selection

After pressing "3" and "ENTER" keys at test selection of DIAGNOSTIC TEST MENU, the following screen appears for subtest and test mode selection.

 KEYBOARD TEST
 XXXXXX

 SUB-TEST : XX
 PASS COUNT: XXXXX

 PASS COUNT: XXXXX
 ERROR COUNT: XXXXX

 WRITE DATA: XX
 READ DATA : XX

 ADDRESS : XXXXXX
 STATUS : XXX

 SUB-TEST MENU :
 01 - Pressed key display

 97 - Exit to DIAGNOSTIC TEST MENU
 SELECT SUB-TEST NUMBER ?

Select desired subtest by pressing two digits subtest number in SUBTEST MENU as shown above and "ENTER" key. Then select the test mode by pressing "1:YES" or "2:NO" and "ENTER" keys for **TEST LOOP** and **ERROR STOP** question respectively.

The selected subtest starts and test information such as **SUBTEST No., PASS COUNT, ERROR COUNT, WRITE DATA, READ DATA, ADDRESS,** and **STATUS** are displayed and updated during execution as shown above.

Refer the following page for subtest description. Refer to the ANNEX C for error status code.

## Subtest description

Keyboard layout is drawn on the Display, and when a certain key is pressed, the character "\*" will be displayed at the corresponding location of the screen.

If the same key is pressed again, it becomes to be the original state so that it is able to confirm the self-repeat function.

If you stop the Keyboard test, press "Ctrl" + "Break" keys.

Note: If state of Num Lock is ON, you can not execute exact test.

#### 8.6 DISPLAY TEST

#### Summary of the Display Test

This test performs the test of VIDEO RAM read/write, attribute character, character mode display, graphic mode display, and screen page for LCD and its controller function.

#### Subtest and test mode selection

After pressing "4" and "ENTER" keys at test selection of DIAGNOSTIC TEST MENU, the following screen appears for subtest and test mode selection.

XXXXXXX DISPLAY TEST SUB-TEST : XX ERROR COUNT: XXXXX PASS COUNT: XXXXX READ DATA : XX WRITE DATA: XX ADDRESS : XXXXXX STATUS : XXX SUB-TEST MENU : 01 - VRAM read/write 02 - Character attributes 03 - Character set 04 - 80 \* 25 Character display 05 - Graphics display (color set 0/1) 06 - 640 \* 200 Graphics display 07 - 640 \* 400 Graphics display 08 - Display page 07 - "H" pattern display 99 - Exit to DIAGNOSTIC TEST MENU SELECT SUB-TEST NUMBER ?

Select desired subtest by pressing two digits subtest number in SUBTEST MENU as show above and "ENTER" key. Then select the test mode by pressing "1:YES" or "2:NO" and "ENTER" for TEST LOOP and ERROR STOP question respectively.

The selected subtest starts and test information such as **SUBTEST No., PASS COUNT, ERROR COUNT, WRITE DATA, READ DATA, ADDRESS,** and **STATUS** are displayed and updated during execution as shown above.

Refer the following page for subtest description. Refer to the ANNEX C for error status code.

#### Subtest description

Subtest 01 Read/write test of video RAM

In the display-off mode, it writes the constant data such as "FFH", "AAH", "55H", "00H" to the video RAM, then it reads and compares them with the original data.

Subtest 02 Character attribute display test

Normal Display Intensified Display Reverse Display Blinking Display

- \* Note : If it is a color CRT display unit, you checks background color, foreground color, border color about each of seven colors of blue, green cyan, red magenta, yellow and white.
- Subtest 03 Display of character set

Displays in 40 x 25 Test mode character codes "00H" though "FFH".

Subtest 04 Display of 80 x 25 characters

Displays Shift-Characters.

Subtest 05 In the case of Color Display:

Displays three painted blocks with color set 0 in  $320 \times 200$  graphic mode.

Blocks color green, red, and yellow

Displays three painted blocks with color set 0 in  $320 \times 200$  graphic mode.

Blocks color Cyan, magenta, and white.

In the case of Plasma Display:

Screen is lighten in order of RED MAGENTA, GREEN CYAN, YELLOW WHITE.

Subtest 06 Display in 640 x 200 graphic mode

It displays in the screen Black & white.

Subtest 07 It cann't executes.

To be continued.

## Subtest description (Continued)

Subtest 08 Screen Page test

Displays the contents of VIDEO RAM to the CRT in 40 x 25 test mode. VIDEO RAM contains a capacity of 8 screen pages and each screen page is displayed as all "0", all "1" .... and all "7" respectively.

Subtest 09 "H" Pattern display test

Display of "H" character on the whole screen.

### 8.7 FLOPPY DISK TEST

#### Summary of the FLOPPY DISK Test

This test performs the read/write test with sequencial address, random address, and specified address for FDD and its controller functions.

#### Subtest and test mode selection

After pressing "5" and "ENTER" keys at test selection of DIAGNOSTIC TEST MENU, the following message appear on the screen.

## Test drive number select (1: FDD1, 2: FDD2, 0: FDD1&2) ?

- 1: Executes only FDD1 test.
- 2: Executes only FDD2 test.
- 0: Executes FDD1 and FDD2 test.

After you choose the drive number of FDD, then input it.

To be continued.

#### Subtest and test mode selection (Continued)

The following screen appears for subtest and test mode selection.

FLOPPY DISK XXXXX SUB-TEST : XX PASS COUNT: XXXXX ERROR COUNT: XXXXX WRITE DATA: XX READ DATA : XX ADDRESS : XXXXXX STATUS : XXX SUB-TEST MENU : 01 - Sequential read 02 - Sequential read/write 03 - Random address/data 04 - Write specified address 05 - Read specified address 97 - Exit to DIAGNOSTIC TEST MENU SELECT SUB-TEST NUMBER ?

Select desired subtest by pressing two digits subtest number in SUBTEST MENU as shown above and "ENTER" key. Then select the test mode by pressing "1:YES" or "2:NO" and "ENTER" keys for **TEST LOOP** and **ERROR STOP** question respectively.

The selected subtest starts and test information such as **SUBTEST No., PASS COUNT, ERROR COUNT, WRITE DATA, READ DATA, ADDRESS**, and **STATUS** are displayed and updated during execution as shown above.

Refer the following subtest description. Refer to the ANNEX C for error status code.

8-22

#### Subtest description

Subtest 01 Sequential read test

Reads all tracks sequencially and checks CRC.

Subtest 02 Sequential read/write test

Writes data to all tracks sequencially, and then reads the data back and compares them with the original data. (The data pattern, "B5ADAD H", is repeated.)

Subtest 03 Random address/data read/write

Writes random data into tracks gelected at random, and then reads the data back and compares them with the original data.

Subtest 04 Specified address write test

Writes the data into a track and a head specified and head address done through the Keyboard.

Subtest 05 Specified address read test

Reads the data from the track and head address specified through the Keyboard.

Note: Use one of the following "Format" programs to format a work disk according to the disk type. In the case of 2D(FORMAT /4), formatted tracks are 0 thru 39. In the case of 2DD(FORMAT), formatted tracks are 0 thru 79.

## 8.8 PRINTER TEST

#### Summary of the Printer Test

This test performs the test of ripple pattern, functions(six print modes), and wraparound for printer and its controller.

## Subtest and test mode selection

After pressing "6" and "ENTER" keys at test selection of DIAGNOSTIC TEST MENU, the following screen appears for subtest and test mode selection.

 PRINTER TEST
 XXXXXX

 SUB-TEST : XX
 PROR COUNT: XXXXX

 PASS COUNT: XXXXX
 ERROR COUNT: XXXXX

 WRITE DATA: XX
 READ DATA : XX

 ADDRESS : XXXXXX
 STATUS : XXX

 SUB-TEST MENU :
 01 - Ripple pattern

 02 - Function
 03 - Wrap around

 97 - Exit to DIAGNOSTIC TEST MENU

 SELECT SUB-TEST NUMBER ?

Select desired subtest by pressing two digits subtest number in SUBTEST MENU as shown above and "ENTER" key. Then select the test mode by pressing "1:YES" or "2:NO" and "ENTER" keys for **TEST LOOP** and **ERROR STOP** question respectively.

The selected subtest starts and test information such as **SUBTEST No., PASS COUNT, ERROR COUNT, WRITE DATA, READ DATA, ADDRESS**, and **STATUS** are displayed and updated during execution as shown above.

Refer the following page for subtest description. Refer to the ANNEX C for error status code.
## Subtest description

Subtest 01 Ripple pattern test

Prints characters (codes "20H" through "7EH") on a line rotating the line pattern by one character to the down lines.

Subtest 02 Function test

Normal Print Double Width Print Compressed Print Emphasized Print Double Strike Print All Characters Print

Subtest 03 Wraparound test

).

Checks the data, control, and status lines with the Printer Wraparound Connector(Part No.

Note: Subtest 01 and subtest 02 needs the channel selection.

### 8.9 ASYNC(RS232C) TEST

#### Summary of the ASYNC(RS232C) Test

This test performs the data transmission(Send/Receive) with the CCM Wraparound Connector(Part No. ).

# Subtest and test mode selection

After pressing "7" and "ENTER" at test selection, the following screen appears for subtest and test mode selection.

XXXXXXXX . ASYNC TEST SUB-TEST : XX PASS COUNT: XXXXX ERROR COUNT: XXXXX READ DATA : XX WRITE DATA: XX ADDRESS : XXXXXX STATUS : XXX SUB-TEST MENU : 01 - Wrap around (channel-1) 02 - Wrap around (channel-2) 03 - Point to point (send) 04 - Point to point (receive) 05 - Card modem loopback 06 - Card modem on-line test 07 - Dial tester test 99 - Exit to DIAGNOSTIC TEST MENU SELECT SUB-TEST NUMBER ?

in SUBTEST MENU as shown above and "ENTER" key. Then select the test mode by pressing "1:YES" or "2:NO" and "ENTER" keys for TEST LOOP and ERROR STOP question respectively.

The selected subtest starts and test information such as **SUBTEST No., PASS COUNT, ERROR COUNT, WRITE DATA, READ DATA, ADDRESS,** and **STATUS** are displayed and updated during execution as shown above.

Refer the following page for subtest description. Refer to the ANNEX C for error status code. Note: Communication mode of subtest 01 - 05 is as follows; Async, 9600 BPS, 8 data bit + parity (even), 1 step bit, data = 20H - 7EH. From subtest 03 to subtest 07 need the channel selection.

Subtest 01 Wrap around test (channel - 1)

Performs a data send/receive test with the wraparound connector for the channel 1.

Subtest 02 Wrap around test (channel - 2)

Performs the same test as subtest 01 for the channel 2.

Subtest 03 Point to point test (send)

Sends data (codes 20H through 7EH) to another communication device referred to as a receiver, and receive the data from the receiven, then compared them with original data.

Subtest 04 Point to point test (receive)

Receives the data from another communication device (referred to as a transmitter) comparesthem with original data then back the data to the transmitter. Note: Subtest 03 (send side) and subtest 04 (receive side) is pare.

Subtest 05 Card modem loopback test

Sends data to a card modem, then receives the data looped back in the card modem, then compares them with original data.

Subtest 06 Card modem on-line test

Sends data to a card modem through data a PBX, then receive looped back and compares them with original data. Communication mode is 110/300/1200 BPS, 8 data bits + no parity, 1 stop bit, data = 20H - 7EH codes.

To be continued.

Subtest 07 Dial tester test

Performs pules dial and tone dial test with a dial tester. The pulse dial test sends the pulse "1-2-3-4-5-6-7-8-9-0-1-2" twice. The tone dial send the data "1-2-3-4-5-6-7-8-9-\*-0-#" twice. Summary of the HARD DISK Test

#### WARNING

The data on the HDD will be lost permanenty during the write operations in subtests 2, 3, 4, 6 and 8.

Current disk contents will be completely destroyed. Save the data on Hard Disk before execute this program if you don't want to do so.

If you execute the subtest 2, 3, 4, 6 and 8 must set the partition of HDD. (Refer to 8.20 Set the partition)

This test performs the read/write test with sequential address, randam address, and specified address and so on for HDD and its controller function.

To be continued.

## Subtest and test mode selection

After pressing "8" and "ENTER" keys appear the following message on the screen.

## Test drive number select (1: HDD1, 2: HDD2, 0: HDD1&2) ?

1: Executes the test of only drive 1.

- 2: Executes the test of only drive 2.
- 3: Executes the test of drive 1 and drive 2.

After you choose the above number, then press it. The following screen appears on the display for subtest selection.

HARD DISK TEST	xxxxxx	
SUB-TEST : XX PASS COUNT: XXXXX WRITE DATA: XX ADDRESS : XXXXXX	ERROR COUNT: XXXXX READ DATA : XX STATUS : XXX	
SUB-TEST MENU :		
01 - Sequential read 02 - Address uniquenc 03 - Random address/d 04 - Cross talk & pee 05 - Write/read/compa 06 - Write specified 07 - Read specified 08 - ECC circuit (CE 99 - Exit to DIAGNOST	e lata k shift re(CE) address address cylinder) IC TEST MENU	
SELECT SUB-TEST NUMBE	R ?	

Selected desired subtest by pressing two digits subtest number in SUBTEST MENU as shown above and "ENTER" key. Then select the test mode by pressing "l:YES" or "2:NO" and "ENTER" keys for TEST LOOP and ERROR STOP question respectively.

The selected subtest starts and test information such as SUBTEST No., PASS COUNT, ERROR COUNT, WRITE DATA, READ DATA, ADDRESS, and STATUS are displayed and updated during execution as shown above.

Refer to the ANNEX C for error status code.

#### Subtest description

Subtest 01 Sequential read test(CYL.0-610,CYL.610-0)

Performs the Forword Read(0-610 tracks) and Reverse Read(610-0 tracks).

Subtest 02 Address uniquence test

Writes the address data(sector by sector) track by track, then reads the data and compare them. Following three kind of reads operations are performed. (Forward sequential, Reverse sequential, Randam)

Subtest 03 Randam address/data test

Write, read and compare the data at randam address (Cyl, Head, and Sec) and randam length.

Subtest 04 Cross talk & peek shift test

Write, read and compare the worst pattern data (8types such as B5ADADH, 4A5252H, EB6DB6H, 149249H, 63B63BH, 9C49C4H, 2DB6DBH, and D24924H) cylinder by cylinder to check the interference between the tracks.

Subtest 05 CE cylinder(611) Write/Read/Compare test

The Worst pattern data (B5ADADH) is used in this test.

Subtest 06 Specified address write test

Writes the data at the specified cylinder and head address.

Subtest 07 Specified address read test

Read the data at the specified cylinder and head address.

Subtest 08 ECC circuit test

Checks the ECC circuit functions at CE cylinder (611 cylinder).

#### Summary of the REAL TIME test

This test performs the check test of the calender and timer.

## Subtest and test mode selection

After pressing "9" and "ENTER" keys at test selection of DIAGNOSTIC TEST MENU, the following screen appears for subtest and test mode selection.

REAL TIME TEST XXXXX SUB-TEST : XX PASS COUNT: XXXXX ERROR COUNT: XXXXX WRITE DATA: XX READ DATA : XX ADDRESS : XXXXXX STATUS : XXX SUB-TEST MENU : 01 - Real time test 02 - Real time carry set 77 - Exit to DIAGNOSTC TEST MENU SELECT SUB-TEST NUMBER ?

Select desired subtest by pressing two dights subtest number in SUBTEST MENU as shown above and "ENTER".

## Subtest description

Subtest Ol Real time test

The Current date and time are display, and new date and new time are possible to be entered.

Subtest 02 Real timer set

WARNING : If this test execute, Current date and Current time return to "12-31-1985" "23:59:55". Confirm that up date Current date and time are displayed on the screen. Start the from the menu as follow.

Current date : 12-31-1985

Current time : 23:59:55

# 8.12 NDP (8087) TEST

You can't execute this test. If you execute this test, error status is displayed on the screen.

#### 8.13 HARD DISK FORMAT

Summary of the program

WARNING : Current disk contents will be completely destroyed. Save the data on Hard Disks before execute this program if you don't want yo do so.

If Formats a Hard Disk Drive with the specified format and 4 types operation described in program description on next page.

### Program execution

After pressing "2" and "ENTER" keys at task selection of **DIAGNOSTIC MENU**, the following screen appears before execution.

```
DIAGNOSTICS - HARD DISK FORMAT

1 - All track FORMAT

2 - Good track FORMAT

3 - Bad track FORMAT

4 - Bad track CHECK

9 - Exit to DIAGNOSTICS MENU

Press [NUMBER] key ?
```

To be continued.

## Program description

(1) All track FORMAT (Execution time 6 minutes)

Executes format of Hard Disk.

Secter sequence	:	3
Cylinder	:	612 (0 - 611)
Head	:	2 (0 - 1)
Sector	:	17 (1 - 17)
Sector length	:	512 Byte/sector
Bad track	:	Up to 12 tracks (If more
		than track were typed-in,
		the program is
		terminated.)

All track format execute as follws.

- 1. Reads the all track, and then check the Bad track information now.
- 2. You input the Bad track information.
- 3. Formats the all track by Good track format.
- 4. Writes the Bad track by information of 1 and 2.
- 5. Executes Read test to all track, and error track dicide the Bad track.
- (2) Good track FORMAT (Execution time 1 second)

Executes the format of appointed cylinder and track as good-track.

(3) Gad track FORMAT (Execution time 1 second)

Executes the format of appointed cylinder and track as bad-track.

(4) Bad track CHECK (Execution time 1 and half minutes)

Check for the bad-track by read operation about all-track on the Hard Disk, then it display list of bad-track.

8-36

## 8.14 SEEK TO LANDING ZONE

## Summarry of the program

This program moves head of the Hard Disk Drive to Landing Zone.

Note: When it does not issues any command to HDD for 5 seconds, heads of the Hard Disk Drive moves to Landing zone antomatically.

#### 8.15 HEAD CLEANING

#### Summary of the program

It executes the head load, seek and read operation for the purpose of head cleaning.

The Cleaning Disk Kit(Part No. ) is required to perform the cleaning properly.

#### Program execution

After pressing "4" and "ENTER" at task selection of **DIAGNOSTIC MENU**, the following screen appears before test execution.

HEAD CLEANING

Mount cleaning disk(s) on drive(s). Press any key when ready.

After the above message apper on the screen, then set the Cleaning Disk to FDD and press the any key.

The message of "Cleaning start" is displayed on the screen and Head Cleaning is executed.

When it is finished, it return to the Diagnostic Menu .

## 8.16 LOG UTILITES

#### Summary of the program

The error information detected while testing is logged in the memory or the test floppy disk. The logged error information is able to be displayed on the CRT or be printed out through the printer.

#### Program execution

The error information logged in the Memory or the floppy disk is displayed as shown below by press "5" key during the task selecting operation.

Error Display



Number of error log entrys

Operation guide is displayed bottom of the screen. Error status name is displayed right side of the screen.

The following functional keys are available for the error display screen.

"2" key : One page is scrolled downwards.	
	,
"3" key : It returns to task selection.	
"4" key : All error logs in RAM are erase	ed.

To be continued.

- "5" key : The error logs are printed out through the printer.
- "6" key : The error logs in floppy disk are displayed on the CRT.
- "7" key : The error logs in RAM are written to floppy disk.
- Note: When the error retry was made successfully, the "R" character is added at the head of error status. In this case, the error count is not updated.

## 8.17 RUNNING TEST

#### Summary of the program

The Running Test makes a sequential and continuous execution of the test programs specified by the test list of system parameter with taking no man's intervention. Under the execution of Running Test, it displays the test name and subtest number being currently executed.

## Program execution

Prior to the execution of Running test, the screen shows the following messages asking of execution or non-execution of printer and ASYNC wraparound test, and display selection .

### (1) Printer wraparound test (1:YES/2:NO)?

1 : It executes the printer wraparound test.

2 : It does not execute the printer wraparound test.

### (2) Async wraparound test (1:YES/2:NO)?

1 : It executes the async wraparound test.

2 : It does not execute the async wraparonud test.

The Running Test executes the following test programs

	Test name to be tested		Subtest number in sequential execution
	1. System	:	01
	2. Memory	:	01, 02, 03, 04
	3. Display	:	01 - 08
*	4. FDD	:	02
	5. Printer	:	03 (Printer Wraparound Connector Part No. is required.)
	6. RS 232C	:	01 (CCM Wraparound Connector Part No. is required.)

Refer to **ANNEX A**, Test Program List, for summary of the subtests or Subtest description in each program module for the details.

(\* mark : Automatically select "l"(one FDD) or "0"(two FDD.)

## 8.18 FDD UTILITES

## (1) FORMAT

Formats a Floppy Disk
 Two-sided doble density double-track, 48TPI,MFM mode
 512 Byte, 9 sectors/track (2D)
 Two-sided doble density double-track, 96TPI, MFM mode
 512 Byte, 9 sector/track (2DD)

(2) COPY

Copys a Floppy Disk Copy with one FDD (Drive A) Copy with two FDDs (from drive A to B)

(3) DUMP

Displays contents of Floppy Disk (each type) or Hard Disk (designated sector).

# 8.19 SYSTEM CONFIGURATION

## Summary of the program

It displays your system's configuration such as Memory size, Display type, Number of FDD(s), Number of HDD, Number of RS232C, Number of Printer and option.

SYSTEM CONFIGURATION :
 \* - 640KB MEMORY
 \* - LCD DISPLAY
 \* - 2 FLOPPY DISK DRIVE(S)
 \* - 1 ASYNC .ADAPTER
 \* - 0 HARD DISK DRIVE(S)
 \* - 1 PRINTER ADAPTER
 \* - 0 MATH CO-PROCESSOR
PRESS [ENTER] KEY

Above message is an example of F/F type System.

# Summary of the program

This program set the partition of Hard Disk.

In the case of following items, you need to set the partition of Hard Disk.

- 1. Replacing the good spare HDD. Note: After formating the HDD, executes it. (Refer to paragraph 8.12)
- 2. Breaking the media of HDD.
- 3. Executing the Hard Disk Test of Test & Diagnostic.

To be continued.

#### Program execution

Insert the MS-DOS System Disk into the internal disk drive, then turn on the power of the T1100 PLUS System. After MS-DOS loading, press the "ENTER" key twice. INPUT **"FDISK"** then press "ENTER" keys, then the following screen appears for the partiton setting.

```
Fixed Disk Setup Program
                                       / Drive #1
 Total 611 cylinders ( 17kb/cylinder)
 Partition Type Status Start End Size
                                   611
                         0 610
           DOS
               A
   1
                                      ۵
 Max. avaiiable space :
Choose one of the following options
                                              : 1
   -1 : Create Partition
   2 : Change Active Partition
   3 : Delete Partition
Press ESC to return to DOS/FDISK option
```

- 1: Executes partition setting
- 2: Changes the strat address and end address of the partition.
- 3: Deletes the partition setting.

Refer to OWNER"S MANUAL.

# ANNEX A : TEST PROGRAM LIST

TEST No.	TEST NAME	SUBTEST No.	TEST ITEM
1	SYSTEM	01	ROM Checksum
2	MEMORY	01 02 03	Constant Data R/W test Address Pattern R/W test Memory Refresh Test
3	KEYBOARD	01	
4	DISPLAY	01 02 03 04 05 06 07 08	Video RAM R/W Test Character Attribute display Character Set display 80 x 25 display 320 x 200 Graphic display 640 x 200 Graphic display 640 x 400 Graphic display Screen Page Test
5	FDD	01 02 03 04 05	Sequential Read Test Sequential R/W Test Random Address/Data R/W Test Specified Address Write Test Specified Address Read Test
6	PRINTER	01 02 03	Ripple Pattern Test Function Test Wraparound Test (It needs wraparound connector.)
7	AS YNC/ (RS232C)	01 02 02 03 04 05 06 07	Wraparound (chanel-l)Test (It needs wrapround connector) Wraparound (chanel-2)Test (It needs wrapround connector) Point to point Test (send) ( ) Point to point Test (recive) ( ) Card modem loopback Test Card modem on-line Test Dial tester Test

# ANNEX A : TEST PROGRRAM LIST (Continued)

TEST No.	TEST NAME	SUBTEST No.	TEST ITEM
8	HDD	01 02 03 04 05 06 07 08	Sequential read Test Address uniquence Test Random address/data Test Cross talk & peek shift Test Write/read/compare(CE) Test Write specified address Test Read specified address Test ECC circuit (CE cylinder) Test
9	Real time	01 02	Real time Test Real time carry set Test
10	NDP	01	NDP Test

TEST NO.	TEST NAME	SUBTEST NO.	EXECUTION TIME
1	SYSTEM	01	l Second
2	MEMORY (640 KB)	01 02 03	59 Seconds 17 Seconds 35 Seconds
3	KEYBOARD	01	
4	DISPLAY	01 02 03 04 05 06 07 08	l Second l Second l Second l Second 3 Second 7 Second 15 Second 15 Second
5	FDD	01 02 03 04 05	65 Seconds 130 Seconds 12 Seconds 1 Second 1 Second
6	PRINTER	01 02 03	ll0 Seconds 15 Seconds 1 Second
7	AS YNC/ (RS232C)	01 02 03 04 05 06 07	l Second l Second l Second l Second 5 Second 10 Second 60 Second

# ANNEX B : AVERAGE EXECUTION TIME

# ANNEX B : AVERRAGE EXECUTION TIME (Continued)

TEST NO.	TEST NAME	SUBTEST NO.	EXECUTION TIME
8	HDD	01 02 03 04 05 06 07 08	6 Second 10 Second 30 Second 13 Second 2 Second 1 Second 1 Second 2 Second
9	Real Time	01 02	
10	NDP	01	l Second

•

# ANNEX C : ERROR STATUS CODE LIST

DEVICE NAME	ERROR CODE	RROR STATUS ODE	
SYSTEM	01	ROM Checksum Error	
MEMORY	01 02	01 Parity Error 02 PROTECTED MODE NOT CHANGE ERROR	
COMMON	FF	Compare error	
FDD	01 02 03 04 06 08 09 10 20 40 60 80	Bad Command Address Mark Not Found Write Protected Record Not Found Media removed on dual attach card DMA Overrun Error DMA Boundary Error CRC Error FDC Error FDC Error FDD not drive Time Out Error	
PRINTER	01 08 10 20 40 80	Time Out Fault Select Line Out of Paper Power off Busy Line	
AS YNC/ (RS232C)	01 02 04 08 10 20 40 80 88 33 34 36	DSR Off Time Out CTS Off Time Out RX EMPTY Time Out TX BUFFER FULL Time Out Parity Error Framing Error Overrun Error Line Status Error Modem Status Error NO CARRIER (CARD MODEM) ERROR (CARD MODEM) NO DIAL TONE (CARD MODEM)	

# ANNEX C ERROR STATUS CODE LIST (Continued)

DEVICE NAME	ERROR CORD	STATUS
HDD	01 02 04 05 07 09 0A 0B 10 11 20 40 80 AA BB CC E0 F0	Bad command error Bad address mark Record not found HDC NOT RESET Device not initialize DMA Boundary error Bad secter error Bad track error ECC error ECC recover enable HDC error Seek error Time out error Device not ready Undefined Write fault Status error Not sense error (HW.code=FF)
NDP	01 02 03 04 05 06	NO CO-PROCESSOR Control word error Status word error Bus error Additional error Multipul error

## ANNEX D : WRAPAROUND CONNECTOR

1.	Wrapa	around connector for printer (Dsub	25 pin mal	e)
	(9) (4)	+ DATA 7(4)	СТ	(13)
	(8) (3)	+ DATA 6( 3) + P. E + DATA 1	ND	(12)
	(7) (2)	+ DATA 5( 2) + BUSY + DATA 0		(11)
	( 6) (16)	+ DATA 4(16) ACKN - INT PRT ACKN	OWLEDGE	(10)
	(17) ( 1)	+ DATA 3( 1) ERRO - STROBE	R	(15)
2.	Wrapa	round connector for RS232C		
	(3)	TRANSMIT DATA RECEIV	'E DATA	(2)
	(7)	REQUEST TO SEND CLEAR CARRIE	TO SEND R DETECT	(8) (1)
	(4)	DATA TERMINAL DATA S READY RING I	ET READY NDICATE	(6) (9)
3.	Dire	ct connection cable for RS232C		
(1	Osub 9 <sup>.</sup> (3)	TD (Dsub 9 p	)in Fumale) • RD	(2)
	(4)	DTR	· DSR	(6)
			· CTS · RI	(8) (9)
	(7)	RTS	· CD	(1)
	(5)	GND	GND	(5)
	(2)	RD	• TD	(3)
	(1)	CD	- RTS	(7)
	(6) (8) (9)	DSR CTS RI	• DTR	(4)

## Bus Controller GA (Gate Array)

The Bus Controller Gate Array is a 2,600 gate flat package type with 100 lead chip. It contains following functions. Signal name and meaning of each pin, and description of each function block are covered in this section.

- 1) Clock generator
- 2) Command decoder
- 3) Bus controller
- 4) 8-16 bit conversion controller
- 5) Wait controller
- 6) DMA bus controller
- 7) DMA Page register
- 8) RAM/ROM select controller
- 9) NMI controller
- 10) Keyboard Data Controller
- 11) Circuitry compatible to 8255
- 12) TURBO







Pin	1/0	Signal Name	Description
1	I	CAST1	CAS timing signal. This signal is generated from delayed RAST.(100 ms)
2	0	KBCLK1	Data transfer clock to Keyboard controller. Low level at Port-B bit6 ="0".
3		Vcc	+5v
4	0	DMCLK1	DMA(82C37) clock, 4.77 MHz.
5	0	KBDTAL	Data to Keyboard controller.
6	I	DACK 30	DMA acknowledge signal for channel 3.
7	I	DACK20	DMA acknowledge signal for channel 2.
8	I	DACK00	DMA acknowledge signal for channel 0.
9	I	HRQDM1	DMA request signal from 82C37.
10	I	DMAEN1	DMA address enable signal (A19-A16).
			This signal is generated from the AEN
			signal of 82C37.
11	0	RDYDM1	Bus ready signal in a DMA cycle
12	I	KBDT1	Data from the Keyboard controller.
13	I	KBCL1	Clock signal from the Keyboard controller.
			It is used to transfer data from the
			Keyboard controller.
_14	0	TMCLK1	Clock signal for 82C53.
15		GND	Ground
_16	0	TMGAT1	Control signal to gate 2 of 82C53.
17	I	TC2OUT1	Output signal from channnel 2 of 82C53.
18	0	INTA0	Interrupt acknowledge command.
			Response signal to interrupt request
19	0.	IRQ11	Interrupt level 1 signal.
			(for Keyboard interrupt)
20	I	TEST1	Output command inhibit signal.
			If "Low", inhibit (command input = mode).
			If "High", enable (command output = mode).
21	0	ROMEN 10	ROM read enable signal. Active Low when
- 22		חייסמע	PAS timing signal This signal is output
L.L.		TUDIO	with PASO-PASA at same time
1			It is inhibited when memory refresh time
23		11249	PAS timing of 128 KB memory block
1 23			PASI1 for 128 KB = 256 KB
24		וחפמק	$\frac{120 \text{ MB}}{120 \text{ MB}} = \frac{120 \text{ MB}}{120 \text{ MB}}$
25		CASIFI	CAS timing low side (even address)
26		CACHEI	CAS timig, tow side (even address).
-27			PAS signal for parity bit $(0 - 512 \text{ KB})$
1 41		I LUUDT	THE SIGNAL FOR PALICY DIC. (0 JIZ RD /

Note: Least significant digit of the signal name stands for active level. 0: Low, 1:High

Pin	1/0	Signal Name	Description			
28		Vcc	+5v			
29	0	RAS 21	RAS timing of 128 KB memory block. RAS21 for 256 KB - 384 KB.			
30	0	RAS31	RAS31 for 384 KB - 512 KB.			
31	0	RAS 41	RAS41 for 512 KB - 640 KB.			
32	0	MAD81	Address "A8" for 256 K x 1 parity RAM.			
33	0	CPADE0	DMA HOLDA signal. CPU address bus is disable/DMA address bus is enable.			
34	0	ROMCS 0	ROM select signal. (ROM=F0000-FFFFF)			
35	0	SPKDR0	Speaker drive signal.			
36	I	IORDYl	Bus ready signal.			
37	0	ADOB1	Address bit 0.			
38	I/0	IOWR0	I/O bus data write command.			
39	1/0	IORDO	I/O bus data read command.			
40		GND	Ground			
41	I/0	MWRO	Memory data write command.			
42	I/0	MRD0	Memory data read command.			
43	I	PPICS0	PPI select signal. This signal is active low.			
44	I	NMIRG0	NMI set signal. This signal is active low.			
45	I	PAGWRO	DMA page Reg. write signal.			
46	I	TURBO0	Set signal to CPU clock control Reg.			
47	0	LOWSPO	CPU clock mode. ("High"=7.16 MHz, "Low"=4.77 MHz)			
48	I	PONCLO	Power on clear signal.			
49	I	RCSELO	Timing signal to Row/Column switching.			
50	0	ROMEN 0	ROM read enable signal. This signal is generated when (F8000-FFFFF).MERD.			
51	1/0	A191	CPU/DMA address lines. CPU address is in- put when input mode. DMA page reg. content is output when output mode (DMA cycle). Address line bit 19.			
52	I/0	A181	Address line bit 18.			
.53		Vcc	+5v			
54	I/0	A171	Address line bit 17			
55	I/0	A161	Address line bit 16			
_56	I	A151	Address line bit 15.			
57	I	A141	Address line bit 14.			
58	I	A131	Address line bit 13.			
59	0	CALEN1	CPU address latch signal.			

Pin	1/0	Signal Name	Description			
60	0	HLDAl	Timing signal same to CPADE0 but it goes			
61	0	WDLAT1	Low data (even) latch signal for word read operation to 8 bit Bus.			
62	0	WDLEN 0	Low data (even) enable signal for word read operation to 8 bit Bus.			
63	0	BD LEN O	Low data (even) enable signal for byte read/write operation.			
64	0	BWDIR1	Specifys data direction. Held to be low except IOWR and MEWR to I/O Bus.			
65		GND	Ground			
66	0	BWHEN 0	High data (odd) enable signal for byte or word read/write operation.			
67	0	MEWEO	WE timing signal for system RAM.			
68	I/0	IOD71	Bidirectional data bus bit 7.			
69	I/0	IOD61	Bidirectional data bus bit 6.			
70	I/0	IOD51	Bidirectional data bus bit 5.			
71	I/0	IOD41	Bidirectional data bus bit 4.			
72	1/0	IOD31	Bidirectional data bus bit 3.			
73	I/0	IOD21	Bidirectional data bus bit 2.			
74	1/0	IOD11	Bidirectional data bus bit 1.			
75	I/0	IOD01	Bidirectional data bus bit 0.			
76	I	PAREROL	Parity bit for odd address data.			
77	I	PARER11	Parity bit for even address data.			
78		Vcc	+5v			
79	I	A001	Address line bit 0.			
80	I	A011	Address line bit 1.			
81	0	NMIL	Non maskable interrupt signal.			
82	0	CPUCLK1	CPU Clock: 4.77 MHz (SLOW)			
		1	7.16 MHz (FAST)			
83	0	RESET1	Reset pulse. This signal is active high.			
84	0	PRDYL	CPU ready signal.			
85	I	S00	CPU status signal bit 0.			
86	I	S10	CPU status signal bit 1.			
87	I	S20	CPU status signal bit 2.			
88	I	BHEl	Bus high enable. Decides bus mode, it is used with A0 BHEL A0 Description 0 0 Whole word			
			U I Upper byte - ouu address			
			U Lower_ byte - even address			

	Description	Signal Name	I/0	Pin
-	8087 interrupt signal.	INT871	I	89
	Ground	GND		90
-	This gate sends a low pulse to RQ/GT pin of the CPU when the GA receives a HRQDM1 signal from the 82C37. Then it sends a HOLDA1 signal to the 82C37 when it receives a low pulse from the CPU. It also sends a low pulse to the CPU from this gate when the DMA cycle is complete.	RGTO	1/0	91
	Output signal from OSC. 14.31818MHz	OSC141	I	92
_	External FDD select switch signal.	EFDSLl	I	93
<u> </u>	V-XRAM select signal.	DMESLO	0	94
	If "Low", clock duty is 1/2. If "High", clock duty is 1/3.		I	95
	Test pin.	TEST3		96
_	Configuration switch signal bit 4.	SW41	I	_ 97
	Configuration switch signal bit 3.	SW31	I	98
	Configuration switch signal bit 2.	SW21	I_	99
_	Configuration switch signal bit 1.	SW11	I	100

Followings are summarized descriptions about each functional block in this GA.

## 1) Clock Generator

The Clock Generator receives 14.31818 MHz clock, then generates CPU clock, DMA clock and Timer clock.

CPU clock : 4.77 MHz/7.16 MHz \* DMA clock : 4.77 MHz (Duty 50%) Timer clock : 1.18MHz (Duty 50%)

\* :CPU clock rate is changed by selecting mode (Fast/Slow). The clock duty is selected to 1/2 or 1/3 by TEST2 pin.

## 2) Command Decoder

Commands to I/O controller or memory are generated by decoding CPU status.

CPU Status			Correct
S2	<b>S</b> 1	S0	Command
0	0	0	INTAO
0	0	1	IORD0
0	1	0	IOWRO
0	1	1	(None)
1	0	0	MERD0
1	0	1	MERD0
1	1	0	MEWRO
1	1	1	(None)

#### 3) Bus Controller

The Bus Controller controrls data bus by decoding commands described paragraph 2).

# 4) 8 -- 16 bit conversion controller

8 bit -- 16 bit conversion is performed by this circuitry when an 8 bit bus is accessed. Bus, Wait timing is controlled by this circuitry.

## 5) Wait Controller

The wait controller decides CPU wait cycle according to the each command described paragraph 2) by Bus Ready signal. The basic cycle timing of the each command is as follows.

Command	CPU Clock Rate		
Cinunand	7.16 MHz	4.77 MHz	
RAM(System RAM)	4T	4T(6T)	
ROM(Byte)	5T	4T(6T)	
ROM(Word)	10T	8T(12T)	
I/O Bus(Byte)	6T	5T(7.5T)	
I/O Bus(Word)	12T	10T(15T)	
DMA	5T	5T(7.5T)	

Note: The cycle timing with parenthesises is counted as the cycle timing under the clock rate of 7.16 MHz.

## 6) DMA Bus Controller

The DMA Bus Controller issues DMA request signal and controls bus. It issues a bus disconnection request signal (RQ/GT) to the CPU as a response to the DMA request from the DMAC. It issues HOLDAl signal to DMAC when the bus is disconnected, then DMA cycle starts. After the DMA cycle is complete, it changes the bus connection to the CPU by sending a signal to the RQ/GTgate of the CPU. The Output of I/O address decoder is inhibited during a DMA cycle.
# 7) DMA Page Register

This register is to save the most significant 4 bits of the address lines (Al9 - Al6) during a DMA cycle. It is composed of 3 sets of 4-bit registers and they are assigned to the following I/O addresses.

I/O Address	Command	Description							
081	IOWR	DMA Channel 2 Page Register							
		7 4 3 2 1 0 A19 A18 A17 A16							
082	IOWR	DMA Channel 3 Page Register							
083	IOWR	DMA Channel 0 and 1 Page Register							

# 8) RAM/ROM Select Controller

This circuit is for RAM/ROM address select control on the system board. It issues RAS/CAS signals to the RAM and ROM for the control.

A). RAM select on the system board. It uses the informations of address signal (0 - 640 KB) and configuration. DIP switches on the system board for the RAM selection.

		,384
DIP Sw	itch	Momory Sizo
SW3	SW2	Memory Size
0	0	256 KB (00000 - 3FFFF)
0	1	386 KB (40000 - 5FFFF)
1	0	512 KB (60000 - 7FFFF)
1	1	640 KB (80000 - 9FFFF)

- 1.

 $\leftarrow$ 

"0" = ON "1" = OFF

A-9

B). RAM/ROM Selection.

RAM/ROM select signals are generated from address signals as follows.

	Add	lres	5S				Memory Soleet Signal
19	18	17	16	15	14	13	Memory Serect Signar
0	0	0	1	-	-	-	RASO (00000 - 1FFFF)
0	0	1	_	-	1	-	RAS1 (20000 - 3FFFF)
0	1	0	-	1	١	-	RAS2 (40000 - 5FFFF)
0	1	1	1	-	-	-	RAS3 (60000 - 7FFFF)
1	0	0	-	-	-	-	RAS4 (80000 - 9FFFF)
0	1	1	-	1	- 1	1	PRAS (00000 - 7FFFF)
1	1	1	1	0	-	-	ROMEN10(F0000 - F7FFF)
1	1	1	1	1	-	-	ROMENO (F8000 - FFFFF)
1	0	1	1	-	-	-	DMSL (B0000 - BFFFF)
1	1	0	0	-	-	-	DMSL (C0000 - CFFFF)

- C). Refresh Address Control. The refresh address of the RAM is given by DMA address (A7 - A0). But RAM address is given as Al - Al6. Al6 is input as a least significant bit (A0) of ROW address of the RAM, and it is changed to as A0. A0 is used for ODD/EVEN selection of the data bus except refresh cycle. Note: "AD8" of the 256 KB RAM (for parity-bits) is given by switching Al7 and Al8. ROW(Al7)/COLUMN(Al8) selection is done by "RCS0" signal.
- )) NMI Controller.

This circuitry is to send a NMI (Non Maskable Interrupt) signal to the CPU when it detects a memory parity error or 8087 Interrupt. Parity detection is controlled by PB4 bit of the PPI. If the PB4 is "0", it can detect an error but if the PB4 is "1", it can not detect an error. The output of the NMI is controlled by NMI register. If "1" is set to NMI register, the output is enable but if "0" is set, the output is disable. The NMI register is reset to "0" when power is turned on, and it is set by writing "80h" to I/O address "0Axh" (x:don't care). It is also reset to "0" when "0" is written to I/O address "0Axh".

- Clear Mask : \* When Power On Reset. \* When "00h" is written to I/O address "0Axh".
- Set Mask : \* When "80h" is written to I/O address "OAxh".
- Note: When the system is 256 KB memory type, parity check is not performed. If the system has expansion memory unit, parity check is performed. The parity generator is contained within the Bus Controller GA, and the parity bit RAM is contained within the expansion memory board. Error detecting function is inhibited when the RAM switch is set to 256 KB memory size.

# 10) Keyboard (K.B.) Data Controller.

This circuitry is to receive bit-serial data from the K.B. controller (80C49), then the data is converted to parallel data. If the PB7 is "0", the converted parallel data is enabled to be output to the PA but if the PB7 is "1", the output is disabled and K.B. data is cleared. When the PB6 is "0", K.B. clock is inhibited but if the PB6 is "1", it becomes to be enabled. The K.B. data is composed of 8 bit data with a leading start bit total of 9 bits. When the circuitry receives one byte data from the K.B. controller, then it inhibits to receive any more data and issues interrupt signal (IRQ1). The latch timing of each data bit from the K.B. controller is at a time of when K.B. clock is low and rising point of second DMA CLK pulse.

11) Circuitry Compatible to 8255.

This circuitry is compatible to intel 8255 (PPI) chip. It contains Port-A, B, C and mode control register.

A). Port A (I/O address = "060h"). Data setting to the register is performed by writing to the I/O address "060h". Getting the data from the register is performed by reading the same address after setting "0" to bit 4 of the mode register. Bit 4 of the mode register is usually set to "1" (when power on reset.) and the following data is gotten when read operation is executed.

	Bit	PB7="0"	PB7="1"
	PA 0		
I	1		
N	2	Input	
P	3	Keyboard	
U	4	Data	
т	5		
	6		
	7	レ レ	

when Mode Reg. bit 4 ="l"

B). Port B (I/O address = "061h"). Data setting to the register is performed by writing to the I/O address "061h". Getting the data from the register is performed by reading the same address. The meaning of each bit of the register is as follows.

	Bit	Description
	PB 0	+ Timer 2 gate speaker
0	1	+ Speaker data
υ	2	Not used
Т	3	Read High/Low switch
Р	4	- Enable RAM parity check
ט	5	- Enable I/O channel check
T	6	- Hold keyboard CLK low
L	7	- (Enable keyboard), + (CLR K.B.)

Each bit of the register (PC bit) after power on reset is as follows.

Bit	7	6	5	4	3	2	1	0
State	1	0	1	1	1	1	0	0

C). Port C (I/O address = "062h")

Data setting to the register is performed by writing to the I/O address "062h".

Getting the data from the register is performed by reading the same address when bit 0 (PC0-3) and bit 3 (PC4-7) of the mode control register are set to "0". Bit 0 and 3 of the mode register are usually set to "1"

(when power on reset.) and the following data is gotten when read operation is executed.

	whe	en Mode Reg. bit	0,3 ="1"
_	Bit	PB3="0"	PB3="1"
	PC 0	"l" (Fixed)	"0" (Fixed)
I	1	87 install (*SW1)	"l" (Fixed)
N	2	RAM size 0 (*SW2)	Drive O (*SW4)
P	3	RAM size 1 (*SW3)	"0" (Fixed)
U	4	+ Speaker drive sid	gnal
Т	5	+ Timing channel 2	out
	6	+ I/O channel check	k
	7	+ RAM parity check	

\*SW1

SWl ·	,8087	Install
0	87 is	not installed
1	87 is	installed

1 = OFF

0 = ON

\*SW3,SW2

SW3	SW2	Memory Size
0	0	256 КВ
0	1	384 KB
1	0	512 KB
1	1	640 KB

*	SW	4
---	----	---

SW4	Number	of	FDD	
0	1			
1	2	!		

- D). Mode Control Register (I/O address = "063h"). This register is set as follows by writing the data "99h" or "FFh" to the address "063h" or power on reset.

Bit	7	6	5	4	3	2	1	0
State	1	X	X	1	1	X	<b>x</b>	1

х	:	đ	on	ı	t	С	a	r	е	
---	---	---	----	---	---	---	---	---	---	--

Bit	State	Description
	0	PC latch data (PC0-3) is selected as
0		read data of PCO-3.
	1	SW data is selected as read data of
		PC0-3.
	0	PC latch data (PC4-7) is selected as
3		read data of PC4-7.
		Status information is selected as read
		data of PC4-7.
	0	PA latch data is selected as read data
4		of PA.
	1	K.B. data is selected as read data of
		PA.
	_ 0	
7	1	Enables to set mode control register.
		Resets PortA, PortB, PortC.

### APPENDIX B

### I/O Controller GA (Gate Array)

The I/O Controller Gate Array is a 1,500 gate flat package type with 100 lead chip. Two I/O Controller Gate Arrays are used on the system PCB. It pritends as I/O Decoder Gate Array or Bus Driver Gate Array by selecting the voltage level of 50 pin of the GA.

# 1) I/O Decoder GA

The I/O Decoder GA is to decode I/O chip selection. It is composed of Printer port, precompensation circuit for FDD write data and DMA request signal delay circuit.

# 2) Bus Driver GA

The Bus Driver GA is composed of data busses and address busses between the CPU and memory, I/O devices.





Pin	1/0	Signal Name	Description
1	I	ROMCS0	ROM select signal.
2	0	PPICS0	8255 (compatible circuit) register select
			signal. This signal is active when
			address is 060h-07Fh.
3		VCC	+5v
4		GND	Ground
5	0	PAGWRO	DMA page register set signal.
			This signal is active when (080h-09Fh).
			IOW is made.
6	0	TURBO0	TURBO register (FAST/SLOW) set signal.
			This signal is active when address is
			OEOh-OFFh.
<u> </u>	<u> </u>	TCO	Terminal count signal from 8237.
<u> </u>	<u> </u>	DACK 20	ACK signal of channel 2 of DMA.
9	T	INTAU	Interrupt acknowledge signal from the
			Bus Controller GA.
T TO	0	DMACSU	DMAC (82C3/) select signal. This signal
		777000	is active when address is 0-01Fh.
	0	PITCSU	82C53 select signal. This signal is
-12			active when address is 040n-05Fh.
12	0	INICSU	ozcog select signal. This signal is
1-12		2225310	Rug enable signal to the Real Timer and
1 13		ZJZENU	DUS enable signal to the Real limer and
			R5252C.THIS SIGNAL IS ACLIVE WHEN REAL
		FDDENO	Drinter (FDD data bug onable signal
$-\frac{1}{15}$	0	CND	Ground
1-16			Printer interrupt signal This signal is
1 10		11/2/1	sent to IRO7 nin of the 8259.
1-17	0	TRO61	FDD interrupt signal This signal is
1 - '	Ŭ	INYUI	sent to IRO6 pin of the 8259.
18	0	DRO 21	DMA request signal. This signal is sent
	Ĭ		to 8237 (DMAC).
19	I	ON 3FF 0	This signal changes the address of RS232C
			register and MODEM register.
_20	I	DSKC0	Disk change signal from the FDD.
21	I	A091	A091-A011, A0B1 are address lines which
1	1		are used to decode a $I/O$ address.
			Address line bit 9.
22	I	A081	Address line bit 8.
_23	I	A071	Address line bit 7.
24	I	A061	Address line bit 6.
_ 25	I	A051	Address line bit 5.
26	I	A041	Address line bit 4.
27	I	A031	Address line bit 3.

Pin	I/0	Signal Name	Description
_28		NO USE	(Open)
_29		NO USE	(Open)
30	I	A011	Address line bit 1.
31	0	MDMSL0	MODEM register select signal.
			When ON3FF0="High",3F8h-3FFh.
			When ON3FF0="Low",2F8h-2FFh.
32	0	232SL0	RS232C register select signal.
			When ON3FF0="High" 2F8h-2FFh.
			When ON3FF0="Low" 3F8h-3FFh.
33	I	PRTIN0	Ground
34	I	EFDA0	FDD drive number assignment signal.
			External FDD is assigned to the drive #1,
i			when this signal is "Low".
35	I	A021	Address line bit 2.
36	I	RESETO	Reset signal. This signal is active low.
37	I	EFDSL1	Printer/External FDD switching signal.
			If this signal is "high", the PRT/FDD
			connector is reserved for FDD interface.
38	I	\$CKFD1	Same clock signal to the clock signal
			sent from the VFO to the FDC.
39	0	FDCCS0	FDC chip select signal.
_40		GND	Ground
41	I	FDCIT1	FDC interrupt signal. This signal comes
			from INT pin of the FDC.
42	0	NMIRG0	NMI register set signal. This signal is
			active when (OAOh-OBFh).IOW is made.
43	0	FDAKT1	This signal goes to terminal pin of the
	<u> </u>		FDC. (termination of R/W operation)
44	0	FDACK0	Response signal to DMA request signal
			from the FDC. This signal is sent to the
			FDC.
_45	I	FDCRQ1	DMA cycle request signal from the FDC.
46	0	FRST1	FDC reset signal.
47	I	FDIRC1	FDD seek direction signal from the FDC.
48	I	IBSYL	Busy status from the Printer.
-49	1/0	FD71	Local data bus for the Printer/FDD bit 7.
50	I	IOBUSU	Function select signal of the GA.
			When this signal is high, the GA acts as
	L		I/O decoder.
51	I	RATFD1	Wraparound signal from the Printer
	<u>-</u>		control register.
52	I	RSLIN1	Wraparound signal from the Printer
			control register.

Pin	1/0	Signal Name	Description
53		VCC	+5v
54		GND	Ground
55	I	IERR0	Error status from the printer.
56	I	IACKO	ACK signal from the Printer.
57	I	ISLCT1	Status signal from the Printer.
58	I	IPEl	Status signal from the Printer.
59	0	AUTFD1	Printer control signal from the Printer
			control register.
60	0	STROB1	Printer control signal from the Printer
			control register.
61	0	SLIN1	Printer control signal from the Printer
			control register.
62	0	OPD00	Printer data bit 0.(from PRT data reg.)
63	0	OPD10	Printer data bit 1.(from PRT data reg.)
64	0	OPD20	Printer data bit 2.(from PRT data reg.)
65		GND	Ground
66	0	OPD30	Printer data bit 3.(from PRT data req.)
67	0	OPD40	Printer data bit 4.(from PRT data req.)
68	0	OPD50	Printer data bit 5.(from PRT data reg.)
69	0	OPD60	Printer data bit 6.(from PRT data req.)
70	0	OPD70	Printer data bit 7.(from PRT data reg.)
71	I/0	FD01	Local data bus for the PRT/FDD bit 0.
72	1/0	FD11	Local data bus for the PRT/FDD bit 1.
73	I/0	FD21	Local data bus for the PRT/FDD bit 2.
74	1/0	FD31	Local data bus for the PRT/FDD bit 3.
75	ī/o	FD41	Local data bus for the PRT/FDD bit 4.
76	I/0	FD51	Local data bus for the PRT/FDD bit 5.
77	I/0	FD61	Local data bus for the PRT/FDD bit 6.
78		VCC	+5v
_79		GND	Ground
80	0	PINT1	Printer control signal from the Printer
			control register.
81	0	DSELAL	Drive #1 select signal to the FDD.
82	0	MONAL	Moter on signal to the FDD drive #1.
83	0	DSELB1	Drive #2 select signal to the FDD.
84	0	MONB1	Motor on signal to the FDD drive #2.
85	I	FSTEP1	Step pulse to the FDD.
86	I	DMAEN1	DMA cycle indicating signal.
87	I	IORD20	I/O read command.
88	I	AOB1	Address line bit 0.
89	I	IOWR20	I/O write command.
90		GND	Ground

# I/O Decoder GA Interface Signal (continued)

Pin	1/0	Signal Name	Description
91	I	CHENG	FDD write precompensation control signal.
			This signal is fixed to low for the T1100 PLUS system
92	I	NO USE	Ground
93	I	NO USE	Ground
94	0	FDCWD1	FDD write data.
95	I	PS1	FDD write precompesation control signal.
			This signal is fixed to low for the Tll00
			PLUS system.
96	I	PSO	FDD write precompesation control signal.
			This signal is fixed to low for the Tll00
			PLUS system.
97	I	AFDCWD1	FDD write data from the FDC.
98	0	FDCWE1	FDD write enable signal from the FDC.
99	0	IODEN 0	I/O data bus enable signal to the Bus
l			Driver GA.
100	0	IODIR1	I/O data bus direction signal to the Bus
	1		Driver GA. This signal is low when I/O
			read operation.

# Bus Driver GA (Gate Array)

The function of Bus Driver GA is implemented in the I/O Control GA. When the IOBUS (50 pin) is set to Ground, the I/O Control GA acts as the Bus Driver GA and following signal names and their functions are applied to the GA.



B-8

Pin	1/0	Signal Name	Description
1	0	A011	Al51-A001 are least significant 16-bits of adddress lines from this GA. Address line bit 1.
2	0	A001	Address line bit 0.
3		VCC	+5v
4		GND	Ground
5	0	PAREROL	Parity error of address lines AD151-AD081. It is active high.
6	1/0	IOD01	IOD71-IOD01 are bidirectional 8-bit data bus. Data is output when IODIR1.IODEN0. Bidirectional data bus line bit 0.
7	I/0	IOD11	Bidirectional data bus line bit 1.
8	<u> 1/0</u>	IOD21	Bidirectional data bus line bit 2.
9	I/0	IOD31	Bidirectional data bus line bit 3.
10	I/0	IOD41	Bidirectional data bus line bit 4.
11	I/0	IOD51	Bidirectional data bus line bit 5.
12	I/0	IOD61	Bidirectional data bus line bit 6.
13	1/0	IOD71	Bidirectional data bus line bit 7.
14	I	MEWEO	WE timing signal for the system RAM.
15		GND	Ground.
16	I	BWHEN O	Bus enable signal. This signal is used with <u>BWDIR1</u> signal. When <u>BWHEN0.BWDIR1</u> , AD151-AD081 - SYD71-SYD01(orIOD71-IOD01). When <u>BWHEN0.BWDIR1</u> , AD151-AD081 - SYD71-SYD01(orIOD71-IOD01).
17	I	BWDIR1	Bus direction signal. This signal becomes low while CPU/DMA-I/O read cycle.
18	I	BDLEN0	Bus enable signal. This signal is used with <u>BWDIR1</u> . When <u>BDLEN0</u> .BWDIR1 is made, AD071-AD001 - SYD71-SYD01(orIOD71-IOD01). When <u>BDLEN0</u> .BWDIR1 is made, AD071-AD001 - SYD71-SYD01(orIOD71-IOD01).
19	I	WDLEN 0	This signal is enable signal to send data which is latched by WDLATL signal to the AD071-AD001.
20	I	WDLAT1	Latch signal for the data from SYD71-SYD01 or IOD71-IOD01.
21	I	HLDAl	This signal is low when it is CPU mode, and high when it is DMA mode. When Low: AD191-AD001 - A191-A001. When high: IOD71-IOD01 - A151-A081 DMAD71-DMAD01 - A071-A001.

Pin	I/0	Signal Name	Description
22	I	CALEN1	Data on the AD191-AD001 is latched at the trailing edge of the CALEN1.
23	0	A131	Address line bit 13
24	0	A141	Address line bit 14
25	0	A151	Address line bit 15.
26		A161	Al91-Al61 are most significant 4-bits
	•		of adddress lines from this GA.
			Address line bit 16.
27	0	A171	Address line bit 17.
28		Vcc	+5v
29		GND	Ground
30	0	A191	Address line bit 19.
31	Ī	RFR01	Memory refresh signal. This signal makes
	-		DROOL signal to be high at the leading
			edge of RFRO1 signal.
32	0	A021	Address line bit 2
33	0	A031	Address line bit 3.
34	0	A041	Address line bit 4
35	0	A051	Address line bit 5.
36	0	A061	Address line bit 6.
37	0	A071	Address line bit 7.
38	0.	A081	Address line bit 8.
39	0	A091	Address line bit 9.
40		GND	Ground
41	0	AlCl	Address line bit 10.
42	0	A111	Address line bit 11.
43	0	A121	Address line bit 12.
44	I	DACK00	When memory refresh cycle, this signal
	_		becomes to be low and it makes the DROO1
			to be inactive.
45	I	ADSTB1	Latch signal for the data on IOD71-IOD01.
			The data is latched at the trailing edge
			of ADSTB1 signal.
46	0	DRQ01	DMA request (Refresh request) signal.
47	1/0	MDPL1	Parity bit for AD071-AD001.
48	1/0	MDPH1	Parity bit for AD151-AD081.
_49	I	ADOB1	System address bit 0.
50	I	IOBUS	Function select signal of the GA.
	1		When this signal is high, the GA acts as
			I/O decoder.
	1		When this signal is low, the GA acts as
			Bus driver.
51	0	A181	Address line bit 18.

Pin	1/0	Signal Name	Description
52	1/0	DMADOl	DMAD31-DMAD01 are bidirectional bus. Data direction on the bus is depend on level of HLDA1. When HLDA1=low: AD031-AD001 are output to the bus. When HLDA1=bigh: Data on the bus is input
			to the GA, then output to A031-A001.
53		VCC	<u>+5v</u>
_54		GND	Ground
_55		GND	Ground
56	0	PARER11	Parity error line of AD071-AD001. When this signal is high, parity error.
57	I	IODEN 0	<pre>I/O data bus (IOD71-IOD01) enable signal. This signal is used with IODIRl signal. When IODEN0.IODIRl is made, IOD71-IOD01 are used as output lines. When IODEN0.IODIRl is made, IOD71-IOD01 are used as input lines.</pre>
58	I	IODIR1	I/O data bus (IOD71-IOD01) direction signal. This signal is used with IODEN0 signal.
59	0	HDCSL0	HDC select signal. This signal is issued when the I/O address is lFOh-lFFh.
60	0	TIMSE0	Timer IC (TC8250) select signal. This signal is issued when the I/O address is 2C0h-2DFh.
61	0	DIOSL0	Display controller select signal. This signal is issued when the I/O address is 3D0h-3DFh.
62	1/0	SYDOL	SYD71-SYD01 are bidirectional 8-bit data bus. When BWDIR1.(BDLEN0+BWHEN0) is made, they act as output lines. Bidirectional data bus bit 0.
63	<u> 1/0</u>	SYD11	Bidirectional data bus bit 1.
64	1/0	SYD21	Bidirectional data bus bit 2.
65		GND	Ground
66	1/0	SYD31	Bidirectional data bus bit 3.
67	<u> 1/0</u>	SYD41	Bidirectional data bus bit 4.
68	<u>1/0</u>	SYD51	Bidirectional data bus bit 5.
69	<u> 1/0</u>	SYD61	Bidirectional data bus bit 6.
70	<u> 1/0</u>	SYD71	Bidirectional data bus bit 7.
	I	DMAD71	DMAD71-DMAD01 are address lines in DMA mode. DMA address line bit 7.

Pin	I/0	Signal Name	Description
72	I	DMAD61	DMA address line bit 6.
73	I	DMAD51	DMA address line bit 5.
74	I	DMAD41	DMA address line bit 4.
75	1/0	DMAD31	DMAD31-DMAD01 are bidirectional bus.
			When HLDAl=low, they act as output lines.
			The output data are AD031-AD001.
			When HLDAl=high, they act as input lines.
			Bidirectional bus bit 3.
76	I/0	DMAD21	Bidirectional bus bit 2.
77	I/0	DMAD11	Bidirectional bus bit 1.
78		VCC	+5v
79		GND	Ground
80	I/0	AD001	AD151-AD001 are bidirectional address data
			lines between the CPU and this GA.
			Address data line bit 0.
81	I/0	AD011	Address data line bit 1.
82	I/0	AD021	Address data line bit 2.
83	I/0	AD031	Address data line bit 3.
84	I/0	AD041	Address data line bit 4.
85	I/0	AD051	Address data line bit 5.
_86	I/0	AD061	Address data line bit 6.
87	I/0	AD071	Address data line bit 7.
88	I/0	AD081	Address data line bit 8.
89	I/0	AD091	Address data line bit 9.
90		GND	Ground
91	I/0	AD101	Address data line bit 10.
92	I/0	AD111	Address data line bit 11.
93	I/0	AD121	Address data line bit 12.
94	I/0	AD131	Address data line bit 13.
95	I/0	AD141	Address data line bit 14.
96	I/0	AD151	Address data line bit 15.
97	I	AD161	AD19-AD16 are address lines from the CPU.
			Address line bit 16.
98	I	AD171	Address line bit 17.
99	I	AD181	Address line bit 18.
100	I	AD191	Address line bit 19.

### Display Controller GA (Gate Array)

The Display Controller Gate Array is a 5,000 gates, CMOS, 100-pin flat package type chip. It contains Color Graphics Adaptor which is able to control external CRT disply as well as internal plasma display. The Display Controller Subsystem can control following three types of displays. The signal name and it's meaning of each pin are described in this section.

- A). 640 x 400 dot Plasma Display.
- B). 640 x 200 dot LCD (Liquid Crystal Display).
- C). 640 x 200 dot CRT (Cathode Ray Tube) Display.
- Note: External CRT display unit and internal plasma display unit could not display a screen at same time. , You can select current display unit from them by keyboard operation.
  - Ctrl + Alt + Home ----- Internal display unit is selected.
  - Ctrl + Alt + End ----- External display unit is selected.

The Display Controller GA is composed of following functions.

- Plasma/LCD/CRT control function. This function is compatible with the MC6845 (CRTC) on software operation.
- 2) Attribute handling function.
- 3) Interface to CPU (I/O bus).
- 4) Interface to V-RAM, CG-ROM (Character Generator ROM).





Figure C-1 Display Controller Subsystem (DCS)

Pin	1/0	Signal Name	Description
_ 1	I	CG31	Character generator output signal bit 3.
2	I	CG 41	Character generator output signal bit 4.
3	I	VCC	+5V
4	I	CG51	Character generator output signal bit 5.
5	I	CG61	Character generator output signal bit 6.
6	I	CG 71	Character generator output signal bit 7.
7	I	CEROM0	Chip enable signal for CG-ROM (Character
			Generator - ROM).
8	<u> </u>	CG 21	Character generator output signal bit 2.
9	<u> </u>	CG11	Character generator output signal bit 1.
10	I	CG01	Character generator output signal bit 0.
_11	0	RSA01	Raster scan address bit 0.
12	0	RSAll	Raster scan address bit 1.
13	0	RSA21	Raster scan address bit 2.
14	0	RSA31	Raster scan address bit 3.
_15		GND	Ground
16	I	SBEl	Reserved for LCD.(Ground)
17	0	INTEN1	Intensified font select signal.
			(single dot/double dots character)
18	0	CGM01	Plasma font selection.
			(8x8/8x16)
19	0	CGAX1	CG address latch.
_20	0	RASELO	Refresh address selection
21	0	RA121	Refresh address bit 12.
_22	0	RAIII	Refresh address bit ll.
_23	0	RA101	Refresh address bit 10.
_24	0	RA091	Refresh address bit 09.
<u>· 25</u>	0	RA081	Refresh address bit 08.
26.	Ö	RA071	Refresh address bit 07.
_27	0	RA061	Refresh address bit 06.
28	Ī	VCC	+5V
_ 29	0	RA051	Refresh address bit 05.
30	I	OSC141	Clock 14.31818 MHz for the video signal
			of CRT display.
31	I	DIOSL0	Display I/O selected. Access signal to
			the I/O port of the GA.
32	I	DMESL0	V-RAM access signal for CPU or DMAC.
33	1/0	SYD71	Data bus bit 7.
34	1/0	SYD61	Data bus bit 6.
35	I/0	SYD51	Data bus bit 5.
36	I/0	SYD41	Data bus bit 4.
37	1/0	SYD31	Data bus bit 3.
38	1/0	SYD21	Data bus bit 2.
39	1/0	SYD11	Data bus bit 1.

Pin	1/0	Signal Name	Description
40		GND	Ground.
41	1/0	SYD01	Data bus signal bit 0.
42	0	IORDYl	I/O ready signal.
43	I	RESETO	GA reset signal.
44	I	A051	CPU address bit 5.
45	I	A041	CPU address bit 4.
46	Ī	A031	CPU address bit 3.
47	I	A021	CPU address bit 2.
48	I	A011	CPU address bit 1.
49	I	A141	CPU address bit 14.
50	I	MWR 0	Memory write signal. (for V-RAM write)
_51	I	MRD0	Memory read signal. (for V-RAM read)
52	I	IORD10	I/O read signal. It read out I/O port
			data to the data bus BD00-BD07.
53	I	VCC	+5v
54	I	IOWR10	I/O write signal. It write data on the
			data bus to the I/O port.
55	I	AOB1	CPU address bit 0.
_ 56	I	PDP0	Plasma display panel select.
57	I	GOF1	GA off. If this signal is high, the GA
Í			becomes to be disable.
_58		TEH1	Ground
_ 59		TFUl	Ground
60		TCN1	Ground 14, 23
61	0	BFRO	Video signal. 1444
62	0	FRHVl	Video signal. Vertical sync. signal for
			composite CRT display.
63	0	FPVS1	Video signal. Vertical sync. signal for
			plasma/RGB CRT display.
64	0	SXVD1	Video signal.
65	0	GND	Ground.
66	0	LPHS1	Video signal. Horizontal sync. signal for
			plasma/RGB CRT display.
67	0	DIRL	Video signal. Red signal for RGB CRT
I			display.
68	0	D2G1	Video signal. Green signal for RGB CRT
			display.
69	0	D3B1	Video signal. Blue signal for RGB CRT
		<u></u>	display.
70	0	D411	Video signal. Intensity signal for ## CRT
<u>71</u>	I	CHFONT0	Change character font signal.
72	I	FLTDSL1	Flat display selected. It changes internal
			/external display.
<u>73</u>	I	OSC171	Clock 17.5 MHz.
74	0	CEH0	Chip enable high. chip selected signal
L			for the V-RAM.

Pin	I/0	Signal Name	Description
75	0	WRCC0	Write character code. It is used with
			chip enable signal to write the V-RAM.
			(evven address)
76	0	WRAT0	Write attribute data. It is used with
			chip enable signal to write the V-RAM.
			(odd address)
77	0	CEL0	Chip enable low. It is V-RAM selection
			signal.
78		Vcc	+5v
79	0	URA001	CPU/Refresh address bit 0.
80	0	URA011	CPU/Refresh address bit 1.
81	0	URA021	CPU/Refresh address bit 2.
82	0	URA031	CPU/Refresh address bit 3.
83	0	URA041	CPU/Refresh address bit 4.
84	I/0	AT01	Attribute data bit 0.
85	I/0	AT11	Attribute data bit 1.
86	I/0	AT 21	Attribute data bit 2.
87	I/0	AT 31	Attribute data bit 3
88	I/0	AT 41	Attribute data bit 4.
89	I/0	AT51	Attribute data bit 5.
90	I/0	GND	Ground
91	I/0	AT61	Attribute data bit 6.
92	1/0	AT 71	Attribute data bit 7.
93	1/0	CC 01	Character code data bit 0.
94	I/0	CC11	Character code data bit 1.
_ 95	I/0	CC 21	Character code data bit 2.
_96	I/0	CC 31	Character code data bit 3.
97	I/0	CC 41	Character code data bit 4.
98	I/0	CC51	Character code data bit 5.
99	I/0	CC 61	Character code data bit 6.
100	I/0	CC71	Character code data bit 7.

# Display Controller Subsystem

Display Controller Subsystem (DCS) is composed of following components.

Table C-l

Displa	y Controller GA	CMOS 5 KG 100-pin flat Package				
Video-H	RAM	32 KB 64 K <b>%</b> SRAMx4				
CG-ROM		32 KB 256 K ROMx1				
OSC	CPU-CLK	14.31818 MHz				
	Other	17.5 MHz				
Others	Multiplexer	74HC157x2				
	Latch	74HC273x1				
	Display Buffer					

Generally B stands for Byte, and b for bits.

Table C-2 is the operation mode of the DCS of internal plasma/LCD display and external CRT display.

Table C-2

				LCD/	
Operation		Plasma	(Pixels)	External C	RT(Pixels)
Mode		Resolution	Character	Resolusion	Character
			Box		Box
40x25	TEXT	320x400	8x16	320x200	8x8
80x25	TEXT	640x400	8x16	.640x200	8x8
320x200	GRAPH	320x200	8x8	320x200	8x8
640x200	GRAPH	640x200	8x8	640x200	8x8
640x400	GRAPH	640x400	8x16	not suppor	rted

# Signals

The DCS has follwing groups of signals.

- o I/O Interface Signals (23 lines)
- o V-RAM Signals (34 lines)
- o Character Generator (CG) Signals (16 lines)
- o Video Signals (9 lines)
- o Display Mode Select Signals (3 lines)
- o Clock Input (2 lines)
- o Miscellaneous Signals (5 lines)
- 1) I/O Interface Signals (23 lines)

# DIOSLO : Display I/O Select (Input)

This signal allows the CPU to read or write data from/to I/O port within the GA when this signal is low. IORD10 or IOWR10 should be low as well as DIOSL0 for read or write operation to I/O port within the GA.

### IORD10 : I/O Read (Input)

I/O port data within the GA is transferred to the CPU through the SYD71-SYD01 when this signal is low and DIOSL0 is low too.

# IOWR10 : I/O Write (Input)

Data from the CPU is transferred and written to the selected I/O port within the GA through the SYD71-SYD01 when this signal is low and DIOSLO is low too.

# DMESLO : Display Memory Selected (Input)

This signal allows the CPU to read or write data from/to the Video RAM when this signal is low. MRD0 or MWR0 should be low as well as DMESL0 for read or write operation to V-RAM.

### MRD0 : Memory Read (Input)

Read operation to the V-RAM is executed and read data is transferred to the SYD71-SYD01 when this signal is low and DMESLO is low too.

# MWR0 : Memory Write (Input) Data from the SYD71-SYD01 is written to the V-RAM when this signal is low and DMESLO is low too.

# A051-A011, A0B1, A141 : CPU Address (Input)

These are address data lines from the CPU or DMAC and high level is logical true.

A031-A011 and A0B1 are used for selecting one of I/O ports within the GA during read or write operation to the I/O port within the GA.

For memory read or memory write operation to the V-RAM, A051-A011, A0B1 and A141 go through the GA then they are used to selecting memory location of the V-RAM with Al31-A061.

# SYD71-SYD01 : 8-bit Data Bus (Input/Output) These are 8-bit data lines and high level is logical true. The data is go through these lines while read/write operation to the I/O port within the GA or read/write operation to the V-RAM.

**IORDY1 : I/O Ready (Output)** It is ready when this line is high level. If DMESLO is low (the CPU or DMAC requests V-RAM access), the GA holds this line low level to make the CPU or DMAC to waite until the end of the access. This signal line is held high level usually and it is also high when the CPU reads or writes data from/to the I/O port within the GA.

RESETO : Reset (Input) The GA is reset when this signal line is low level. URA041-URA001 : CPU/Refresh Address 00 - 04 (Input) These lines used to send a part of CPU address and a part of refresh address to the V-RAM.

The CPU address is from CPU address lines A051-A011.

# RA121-RA051 : Refresh Address 05 - 12 (Input)

These lines are address lines for the V-RAM refreshment.

RA121-RA061 as high-order bits of address lines are input to the D-RAM through the multiplexer which has another input of I/O bus address (A131-A061), while URA041-URA001 are directly connected input pins of the V-RAM. (see Fig x-1)

There are two ways to read or write data from/to the V-RAM. One way is that the CPU reads or writes it from/to the D-RAM through the I/O bus. The other is Display refresh (read only) by the GA.

The addressing of the each case is shown on the Table x-l.

# CEL0,CEH0 : Chip Bnable Low/High (Output)

These signals are chip-enable signals of the V-RAM, and they are active when low. The block diagram of the V-RAM control signals and logical operation of the signals are shown respecively on the Fig. x-2 and Table x-2. The V-RAM is composed of four 8Kx8bit SRAM (TC5565). CELO address 16KB of two S-RAMs starting from B8000h, and CEHO addresses 16KB of two S-RAMs starting from BC000h respectively.

The RAMs connected to the data bus of CC71-CC01 are assigned to even address and the RAMs connected to the data bus of AT71-AT01 are assigned to odd address respectively. For V-RAM refresh, two byte read operation is done always. Whenever the CPU and DMAC reads the data stored in the V-RAM, two RAMs (two bytes) are accessed simultaneously, although only one of the two can be put on the data lines (SYD71-SYD01) of the I/O bus. CC71-CC01 are read out to the I/O bus SYD71-SYD01 if A0B1 is low, and AT71-AT01 are read out to the I/O bus SYD71-SYD01 if A0B1 is high. Two RAMs (CC71-CC01 and AT71-AT01) become to be enable but only one RAM is written when the CPU or DMAC executes write operation.

# WRCC0 : Write Character Code (Output) WRATO : Write Attribute Data (Output)

They are write enable signal to the V-RAM.

Write operation into V-RAM is enabled when chip enable signal and one of WRCCO/WRATO to the V-RAM chip are low. It is also executed only when the CPU or DMAC request to write (DMESLO=low and MWR0=low). At this point, one of WRCCO and WRATO becomes low according to the AOBI state. WRCCO becomes low when AOBI is low, and write data on the I/O bus SYD71-SYD01 is transferred to CC71-CC01. WRATO becomes low when AOBI is low, and write data on the I/O bus SYD71-SYD01 is transferred to AT71-AT01.

Table C-3

V-R/	AM	CDU	Memory Refresh			
Pin Name	Signal Name	Address	TEXT Mode	GRAPH Mode		
CE	CEH0/CEL0	Al4	MA13	RSAL		
AD12	RA121	Al3	MA12	RSA0		
AD11	RAlll	Al2	MAll	MAll		
AD10	RA101	All	MA10	MAlO		
AD09	RA091	A10	MA09	MA 09		
AD08	RA081	A09	MA08	MA 08		
AD07	RA071	A08	MA07	MA 07		
AD06	RA061	A07	MA06	MA 06		
AD05	RA051	A06	MA05	MA 05		
AD04	RA041	A05	MA04	MA 04		
AD03	RA031	A04	MA03	MA 03		
AD02	RA021	A03	MA02	MA 02		
AD01	RA011	A02	MAOl	MA01		
AD00	RA001	A01	MA00	MA 00		
WE	WRCC0/WRAT0	A00				

# Note:

- \* Al41-A001 are I/O bus address lines from the CPU. A051-A001 and Al41 are input to CPU address input pins of the GA.
- \* MA13-MA00 are Refresh Memory Address. They are generated by the 6845 compatible circuit within the GA.
- \* RSA1-RSA0 are Raster Scan Address. There are four Raster Scan Address lines ((RSA3(MSB) -RSA0(LSB)), but only two lower-bits are used in graphics mode.





Table C-4 V-RAM Control Signals

V-RAM	CPU A	Display		
Control Signal	Read	Write	Refresh	
CEL0	if Al41=low,	if Al41=low,	if MA131 or RSA1	
		LOW	-LOW, LOW	
CEH0	11 Al41=high,	11 AL41=high,	11 MALJI OF RSAL	
	Low	Low	=High, Low	
WRCC0	High	if AOB1=Low, Low	High	
WRAT0	High	if AOBl=High, Low	High	

# RASELO : Refresh Address Selection (Output)

This signal is an input selection signal to the V-RAM address multiplexer. If it is low, the display refresh address lines (RA121-RA051) are selected as V-RAM address. If it is high, the I/O bus address lines are selected as V-RAM address.

<u>CC71 - CC01 : Character Code Data Bus (Input/Output)</u> These lines are data bus from/to the even address V-RAM. The even address V-RAM is used to store the character codes in TEXT mode.

<u>AT71 - AT01 : Attribute Data Bus (Input/Output)</u> These lines are data bus from/to the odd address V-RAM. The even address V-RAM is used to store the attribute codes in TEXT mode.

3) Character Generator (CG) Signals (16 lines)

# CGAX1 : CG Address Latch (Output)

The character code from the V-RAM (CC71-CC01) is set to the external latch circuit by this signal. The set timing of the external latch circuit is at the raising edge of this signal. The output from the external latch circuit is used for the address of CG-ROM. The character code is 8-bit code, and it can selects one of 256 characters.

### ROM Address (Output)

Following 6 signals are also used as CG-ROM address as well as the character code mentioned above.

CGM01 : Plasma Font Selection. INTEN1 : Intensified Font Selection. RSA31-RSA01 : Raster Scan Address.

Table x-3 and Figure x-3 shows ROM address assignment. CG-ROM (32 KB) has following character fonts.

8x8 single dot character set 8x8 double dot character set 8x16 single dot character set 8x16 double dot character set The plasma display can not display intensified character like CRT display, thus double dot character is used for distinction between normal character and intensified character.

INTEN1 signal is used to select single or double dot character. INTEN1=Low --- Single dot character.

INTEN1=High -- Double dot character.

CGM01 signal is used to select 8x16 or 8x8 character font. CGM01=Low --- 8x16 character. CGM01=High -- 8x8 character.

RSA21-RSA01 and RSA31 are Raster Scan Address. The RSA01 is the Least Significant Bit (LSB).

CEROMO : Chip Enable for ROM (Output) It makes the CG-ROM to be enable for access.

<u>CG71 - CG01 : Character Generator Output Signals (Output)</u> These lines are output signals of the CG-ROM. The data addressed by ROM address is read out to the CG71-CG01 lines, when CEROM0=0.

RSA31	RSA21	RSA11	RSA01	Raster
H	L	L	L	┣ 0 -► [
H	L	L	Н	1 8 x 8
- H	L	H	L	2 - Character
H	L	H	H	3 -►
H	H	L	L	4 →
H	Н	L	H	5 - <b>-</b>
Н	H	H	L	6 ->
H	H	H	H	<b>」</b> 7 → <b>1</b>

1 byte \_\_\_\_\_



Table C-5 ROM Address Assignment

ROM Add.Pin	GA Signal			
AD14	+VCC			
AD13	CGM01			
AD12	RSA31			
AD11	INTEN1			
AD10	CC71			
AD09	CC61			
AD08	CC51			
AD07	CC41			
AD06	CC31			
AD05	CC21			
AD04	CC11			
AD03	CC01			
AD02	RSA21			
AD01	RSALL			
AD00	RSA01			

	<u>32 KB - ROM</u>
4000h	8x16 Single Dot
	Lower Half
4800h	8x16 Double Dot
	Lower Half
5000h	8x16 Single Dot
	Upper Half
5800h	8x16 Double Dot
	Upper Half
6000h	
6800h	
200 01	
7000n	oxo Single Dot
79005	- 9x8 Double Dot
/0000 78886	oxo Double Dot
/rrfn	L

Note: Addresses 0h-3FFFh of CG-ROM are not used.

# 4) Video Signals (9 lines)

There are 9 video signals which are output from the GA. They are sent to the plasma display or external CRT display. The signals are used in the each unit as shown Table C-6.

CA Signal	Dlagma Digalaw	CRT Display		
GA SIGNAL	Plasma Display	RGB	Composite	
LPHS1	PHSYO	CHSYl		
FPVS1	PVSYO	CVSYl		
FRHV1			CHVSY0	
DIRI	PD10	CRV1		
D2G1	PD20	CGV1		
D3Bl	PD 30	CBV1		
D411	PD 40	CIVl	CIVI	
SXVD1	PSCK0		CVD1	
BFR0			CBLNK0	

Table C-6 Video Signals

# 5) Display Mode Selection Signals (3 lines)

# CHFONTO : Character Font Change (Input)

This signal is to change the font desplayed on the screen. The function of this signal is shown on the Table C-7.

# FLTDSL1 : Flat Display Selected (Input)

This signal is to select one of internal and external display unit. If this signal is high level, the internal plasma display is selected. If this signal is low level, the external CRT display (RGB, Composite) is selected.

# PDP0 : Plasma Display Panel (Input)

This signal is to specify the type of internal display unit. If this signal is low level, a plasma display unit (640x400 pixels) is used as internal display unit. If this signal is high level, a LCD display unit (640x200 pixels) is used as internal display unit.

Note: Relation between signals of CHFONT0,FLTDSL1,PDP0 and character fonts on the screen are shown on the Table C-7.

Table C-7

Mode	bit 3 of	GZ	A Inpu	ıt	GA OL	itput	Selected	Selected
	attribute	CHFO	FLTD	PDP0	INTE	CGM0	Display	Display
	byte	NT0	SLl		Nl	1	Display	Display
80x25	0	H	H	H	H	H	LCD	8x8 Double
or	1	H	H	H	L	Н	LCD	8x8 Single
40x25	0	L	H	Н	L	H	LCD	8x8 Single
	1	L	H	H	H	H	LCD	8x8 Double
80x25	0	H	H	L	L	L	Plasma	8x16 Single
or	1	H	H	L	H	L	Plasma	8x16 Double
40x25	0	L	H	L	H	L	Plasma	8x16 Double
	1	L	H	L	L	L	Plasma	8x16 Single
80x25	0	H	L	x	H	H	CRT	8x8 Double
or	1	H	L	х	H	H	CRT	8x8 Double
40x25								(High Light)
	0	L	L	x	L	H	CRT	8x8 Single
	1	L	L	x	L	Н	CRT	8x8 Single
								(High Light)

# 6) Clock Input (2 lines)

# OSC141 : Oscillator 14 MHz (Input)

This clock is the input signal to generate a video signal for the CRT display. The frequency of the clock must be 14.31818 MHz.

....

# OSC171 : Oscillator 18 MHz (Input)

This clock is the input signal to generate a video signal for the plasma display. The frequency of the clock must be 17.5 MHz (60 Hz).

# 7) Miscellaneous Signals (5 lines)

# GOP1 : GA Off (Input)

It forces the GA to be disable if this signal is high. It forces the GA to be disable when the other display adaptor is installed in the I/O expansion box and the external display adaptor is used.

<u>SBEl : SBE-LCD (Input)</u> This signal is reserved for LCD display.

					OSH	<b>BA</b> =	
 	TI 100 CPUOI	PLL 95	JS	LOGIC	D1AGF	<u>₹AM</u>	
変更詞数 REV. MARK AO	ार ह	<b>*</b> fī	CONTENTS	承 APPROA	LR HB HA FED BY REVISED BY A. Kane fo	保 著 REGISTERED	PAGE 11 E TITLE PAGE 11 E TITLE 1 26 DISPLAY GA 2 BLOCK DIAGRAM I 27 V-RAM CG-ROM 1 27 V-RAM CG-ROM
<u>B</u>	FPLU	S 2	用 1: 9 € (Changed	to FFLUS2) 9.6m	16.6.5 18aki A. f. n. K. 3.18 51.6.3	· · ·	3     V     II     20     DISPLAT     DRIVER       4     SIGNAL     MAP     I     20     V       5     V     II     30     PS       6     PRōCESSōR     31     DMA
					••••	· · ·	7         BUS         DRIVER         0 32           8         Com         DRVR, SW and DL         0 33           9         Rom and DMAC         0 34           10         PIC and TMR         0 35
						•••	
					· · · ·	•••	11         RAM         DRIVER         36           12         RAM         ARRAY         37           13         KEY         BOARD         INTERFACE         38           14         LED CONN., RS232C SEL.         39         39           15         BUS CNT GA         40         40           16         IO DECODER GA         41         41           17         FDC         42         42
					· · · · · · · · · · · · · · · · · · ·	· · · · ·	11       RAM DRIVER       36         12       RAM ARRAY       37         13       KEY BÖARD INTERFACE       38         14       LED CÖNN, RS232C SEL.       39         15       BUS CNT GA       40         16       Iõ DECÖDER GA       41         17       FDC       42         18       VFõ       43         19       FDD DRIVER I       44         20       ↓       II       45         21       PRT/FDD INTERFACE       46

ł

						ML	(有・1	農)
株式会社事艺	未提 APPROVED BY	検図 CHECKED BY	設計 DESIGNED BY	NE DRAWN BY	岱南番号 DRAWING NO.			٦
TOSHIBA CORPORATION	J. Jamuzaki		A Kanelo		72M140015			i
	保管 REGISTERED	••			TOTAL 30 CONT. ON 2	PAGE NO	. <u> </u>	1

株式会社




$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
I'J 16         EXP.         BUS         I'J 9         EXP.         M           PIN         SIG. NAME         I/O         SII         II         II         III         IIII         IIII <td><math display="block">\begin{array}{c c c c c c c c c c c c c c c c c c c </math></td>	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
PIN         SIG.         NAME         1/0         SII         DIN         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O	SIG. NAME       1/0       SII       PIN       SIG. NAME       1/0       SII       PIN       SIG. NAME       1/0       SII       PIN       SIG. NAME       1/0       SII         Vcc       6       01       Vcc       14       02       JNDO       15         MAD71       1       03       1       01       DSELAO       14         1       51       05       10       06       DSKCO       15         31       07       08       RDYO       V       10         V       01       11       NC       12       DIRCO       1         MDFL1       13       GND       11       STEPU       1       1         131       17       18       WGATO       V       1
01     GND     17     02     Vcc     17     01     MEMO     6     0;       03     M9VDC     01     P9VDC     03     MAUB1     01       05     MDMSLQ     06     COMCLK1     05     61     00       07     MIRQO     08     SPK15NO     07     V 41     08       09     GND     10     AAUB1     09     GND     10       11     AQ11     12     AQ21     11     MAD11     12       13     O31     11     Q41     15     AD151     16	Vcc         6         01         Vcc         14         02         JND0         15           MAD71         1         03         01         DSELAO         14           51         05         06         DSKCO         15           31         05         08         RDY0         14           99         09         08         RDY0         14           91         11         NC         12         DIRCO         14           11         NC         12         DIRCO         1           AD141         15         16         WRDAO         1           131         17         18         WGATO         V
05         MDMSL0         06         CôMCLK1         05         61         00           07         MIRQO         08         SPK16NO         07         V 41         08           09         GND         10         AAUBI         09         GND         10           11         AQ11         12         AQ21         11         MAD11         12           13         Q31         11         Q41         15         AD151         10	Image: Distribution     Distribution       1     5     05     06     DSKC0     15       31     07     08     RDY0     V       21     09     V     10     MöNA0     14       V     01     11     NC     12     DIRCO     1       MDFL1     13     GND     11     STEP0     1       AD141     15     16     WRDA0     1
07         M1RQO         08         SPK16NO         07         V 41         09           09         GND         10         AAUB1         09         GND         16           11         AQ11         12         AQ21         11         MAD11         12           13         Q31         11         Q41         13         MDPHi         11           15         Q51         16         V061         15         AD151         16	31         07         08         RDYO         V           21         09         V         10         MöNAO         14           V 01         11         NC         12         DIRCO         1           MDFL1         13         GND         11         STEPU         1           ADI41         15         16         WRDAO         1           131         17         18         WGATO         V
10         AAOB1         10         AAOB1         10         AIOB1         11           11         AQ11         12         AQ21         11         MAD11         12           13         Q31         11         Q41         13         MDPH1         11           15         Q51         16         V061         15         AD151         10	V         01         11         NC         12         DIRCO         14           MDFL1         13         GND         11         STEPU         1           ADI41         15         16         WRDA0         1           131         17         18         WGATO         V
13         031         11         041         13         MDPH1         11           15         051         16         V061         15         AD151         16	MDFL1         13         GND         11         STEPU           AD141         15         16         16         WRDA0           131         17         18         WGATO         V
	AD141
117   107         18   GND           17   GND           18	
19 08 20 A09 19 AD12 20	111 19 20 TROO 15
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
25 VI4I 26 I5I 25 GND 26	25 V 26 SIDEO 14
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	
	<u>V 001</u> <u>PU4</u> <u>SPK</u>
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	MWED PIN SIG. NAME 1/0 SH PIN SIG. NAME 1/0 SH
37 41 38 SYD51 37 PRASO 38	
39 V 61 10 V 71 39 RAS40 V 10	
11 MWR0 12 MRD0 14 12 MRD0 14 14	
	PJ 7 FDD B
17 CALENI	PINI SIG. NAME TIZO I SHI PINI SIG. NAME TIZO I SH
51 GND 52 Vcc	01 Vcc 14 02 INDO 15
53 CPUCKII 54 IRQ51	
57 CPADEO	
59 IORDYI V 60 EXPANO V PIN SIG. NAME 1/0 SH PI	SIG. NAME 1/0 SH 09 V 10 MõNBO 14
	VCC         Image: Comparison of the second sec
	LõWSPI 15 16 WRDAO
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	19 10 18 WGATU V
	21 22 WPRO
09 CVSYI	SIG. NAME 1/0 SH
	M9VDC 25 PJ 2 CõMP.
	LOWBTO
PIN SIG NAME 1/0 SH PIN SIG NAME 1/0 SH 07 DMONABI	EXPANO 01 P26CP 24 03 GND 24
UI BERU 1 123   02   FRHVI 1 123   09   MEMU   V 10	
EVISED BY REVISED DATE FRINTED BOARD	TITLE CONNECTOR PIN SIGNAL MAP I
DECKED BY DESIGNED BY DRAWING DATE	SIL No. DRAWING NO. PAGE NO REV MARK

									11-01-02-0
L	0	1	2		3		4	1	5
	PRT/F	DD	PJ I	KB		<u>l'J 2</u>	LCD		]
	PIN         SIG. NAME         1/0         SII         PI           01         STROBO         16         0	N SIG. NAME 1/0 SH 2 PD01 16	PIN SIG. NAME 1/0 DI KBÖLQO	SII PIN SIG. NAME 8 02 KBōTO I	1/0 SH 8	PIN SIG. NAME 01 GND	1/0 SH PIN 23 02	SIG. NAME PERHVI	1/0 <u>SII</u> 23
в	03 FD11 0 05 31 00 07 51 00	$\begin{array}{c c} 1 & 21 \\ \hline 6 & 41 \\ \hline 8 & V 61 \end{array}$	03 02 05 03 07 ¥ 05	01 GND 06 KBō104 08 06		03 PVSYD 05 PSCK0 07 PD40	01 06 08	PHSYD GNU PD30	
	09 ¥ 71 11 11 BUSYO 11 13 SELEC1 1	0 ACK0 2 FE I 1 AUTFD0	09 GND 11 KBō108 13 ¥ 10	10 07 12 V 09 11 KBRT00		09 ¥ 20 11 GND 13 CNTRSTI	10 12 11	VIO LCDP5V MI4VDC	
	15 ERRORO 17 SLINO 19 GND 20	6 PINTO · · · · · · · · · · · · · · · · · · ·	15 KBRT10 17 30 19 40	16 <b>V</b> 20 18 GND 20 KBRT50		15 GND 17 19	¥         16           18         20		
"	$\begin{array}{c c} 21 \\ \hline 23 \\ \hline 25 \\ \hline $		21 ¥ 60 28 25	V         22         V         10           21		21 23 25	21 21 26		
E	29 29 31 32		20 29 31 92	28 30 32		- - -			
F			35 37 39						
						·			I 
J 			⊧ ŀ ┣ <u></u> ♣ ↓	·····		PJ 15 PIN SIG. NAME	RS232C	SIG. NAME	1/0 <u>511</u>
н			PJ 19		]	03 SD0 05 GND		DIRI DSRI	
1	01 Vcc 22 07	2   P25AI21   22	PIN SIG. NAME 1/0 01 LOWBTO 2	SH PIN SIG. NAME 24 02 P26IVI	1/0 SII 24		<u> </u>		
	PJ18 PIN SIG. NAME I/O SH PI	N SIG. NAME 1/0 SH	05						
		- <u>                                    </u>	-		-	- - -	<u>ll</u>	. <u></u>	
<		-				- -			1 - -
		- - - -				- - -			
R	EVISED BY	TREVISED DATE	PRINTED BOARD		TITLE.				
cı	IECKED BY	DESIGNED BY	DRAWING DATE	sii	No. DRA			PAGE NO. REV. N	IARK IL
L	0	l	2	<u>_</u>	3		l		RENAATIO































							с. — Цаланар 1 — — Цаланар
	0	<b>l</b>	2		3	4	
<b>A</b>	<frt fdu=""> PJI4 DUSYI MITIBI</frt>		2.2 <u>Ř</u> ( <b>1</b> 5)  Ř 301	IBSYI (i)	(i)- <u>8PD 70</u> -	0! [LS005]_02 PD 1C5!] 1	( <u>PJ14</u> 11
B	io) Acku Uselbi	<u>I()K</u> <u>I()K</u>	2.2K <sup>(15)</sup> [R 89] [C23]	IACKO () GND ()	() <u> </u>	03_LS005_046	5108]
с		$\frac{10K}{10R}$	2.2K U 100PF		( <u>)</u> <u>50</u>	<u>95</u> LS005 <u>0</u> 6	51
D	IJ (FDWE)	{ <u>Ri</u> 20}	( <u>Ř. 52</u> )		0 - 40	$\frac{13}{1000} \frac{12}{1000} \frac{12}{1000} \frac{12}{1000} \frac{12}{1000} \frac{12}{10000} \frac{12}{10000000000000000000000000000000000$	
E			2.2k   R 88	RSLINI (1)			
F	CD8		2.2K [ <u>R 80</u> ]	RATEDI (U	(j)10		II <u>(</u> <u></u>
G		[ <u>Ri24]</u> PD71			1 0 1 00	03. LS005 04	01 02
– H	155104				( <u>)SLINI</u> ♥Vcc	09 A LS038 08 SLJ IC49 (SIE	
			2.2K			02 <u>et</u> (sose 03 PIN 01 <del>02</del> (sose 03 PIN 1C49 (FDI	
		- <u>RII9</u> 41	[ <u>R 87</u> ]				
l			2.2K [R 86]	31 (RDA)(5)	O STROBI	05	
к	C 26			21 (WPR)	©		D[18∼25] 25 D-Sub(F)
-	0.1µ+ -[] (G)		2.20 [R 84]			<u>IOK</u> 2.21 [ <u>RI14</u> ][ <u>R</u> <u>B</u> ]	( <u>) EXRDY()</u>
			<u>  R 82</u> ]		· · · ·	. ]	
ľ	REVISED BY	REVISED DATE	PRINTED BOARD			FDD INTERFACE	
Ĺ	CHECKED BY	DESIGNED BY	DRAWING DATE		IG	PAGE N 21	o REV MARK
-	0	ł	2		3	1 товн	IBA CORPORATION









								CNR STREES
0			<u> </u>		3		4	
	¢	2) (C 7)     6    5    4	99 CCU7 99 06 93 05 97 04	IC IO	BD07 33 06 34 05 35 04 36			
			96   04 95   03 94   02 93   01 93   00		0337 0238 0239 01			
		AT 71 61 51	92   A107 91   06 89   05		RDYI 42 RAI2 21 RAI2 22			
			87 04 87 03 86 02 85 01		10 23 09 24 08 25	091 081 071		
			84 V 00 06 CG07 05 CG07		06 <u>27</u> 05 <u>29</u> 04 <u>83</u>	URA041		
			07 05 07 04 08 03 08 02 09 01 00 01		03 80 02 80 01 79 V 00 79 RSLU 20 CFLID 74	021 011 ▼ 001 ▼ RASEL0 Ø		
		27-  051  -  051  -  041  -  031	49 V00 44 UAI4 44 05 45 04 46 04		CELO 77 CELO 75 WRCO 75 WRAU 76	CELO Ø WRCCO WRATO CEROMO		
		V 021 2 V0B1 3 T6RD10	47 02 48 01 55 V 00		FNP0			
		3) 1ōWRIO 3) DIōSLO 2) MRDO 4) MRDO	54 10R0 31 10W0 51 JSL0 51 MER0		RS30 - 14 21 - 13 11 - 12	RSA21(2)	Vcc -03,28,	53,78 65,90
		Ă MWRD DMESLU DOSCIĂI SCIĂI	50 MEWO 32 MSLO 30 ōC14 73 ōC19			CGAXI CHSI LPHSI EPVSI	NC -61.74	00,00
	PUF/LCD		43 RST0 71 CFN0 72 FLT1		R IVI 62 54 52 BFRO 61 67	ERHVI SXVDI BFRO DIRI		
		V GND GND GND GND GND GND	60 PDP0 59 TCNI 58 TFUI 58 TFHI		DORI 69 DIGI 69 D281 70	D2G1 D3B1 v D411 23		
REVISED BY		3)SPET 3)SPET REVISED DATE	57 GOFI SBEI	·				
CHECKED BY		DESIGNED BY		DATE	SIL No. IDRAW	UISPLAY GA	PAGE No. IRE	. MARK
L			,	<u> </u>	21			OBBOBATIC

-











5101'11R	
----------	--

				TO	вні	BA =					<u></u>	
			BOARD	<u>F P L</u>	<u>PS</u>	<u> </u>		34M 741476G01				
							_					
を更創教 EV. MARK	51	*	CONTENTS	示 部 APPROVED BY	担当 REVISED BY	傳 曽 REGISTERED			PAGE	<b>10 11</b> 111	ie K	
AO	2	行	ISSUE		SH! MAJ		2 CHÁRC 3 REGUI	E CIRCUIT	B 27	· · · · · · · · · · · · · · · · · · ·		
Bo	R81119 , R14	4,30,50,6	4定秋度 ( Quele R8	() (A) (A)	SH11,41		4					
c	RUZ RED T	\$7 \$ Tr	(Change Riv, 50,5)	7 marati E	. Horiska		6			······		
			(0.0.00 (12.)))	Kure 3:001	165 . 5 . 30	••	8					
		_ <u>,</u>			<u>···</u>	•••	9		<u> </u>			
					••		11		36		{	
				<b>.</b> .			13		Q 38			
							14					
							16					
[··							18					
				<b>·</b>	••	····	19		$-\frac{  }{  }{  }{  }{  }{  }{  }{  }{  }{  $		{	
				• •	••	•••	21					
					• •		22		- 0 40	·····	È	
						<u>.</u>	24		<u> 49</u> 50		{	
	· · · · · · · · · · · · · · · · · · ·										K	
			株式 TOSHIB/	会社 <b>東芝</b>	7. M	Inazaki	ADD CHECKED BY	HI DESIGNED BY NO 3. Morieka A.S 1986 1 20	DRAWN BY [2] (H7 N/A 1 1786 · / · 20	日月 DRAWING NO. 1211、14・021	ML 18	





103711	A
--------	---

											ſ
	FPLEDI-2									l	
王日文 / MARK AQ	51 2	• • •	CONTENTS	APPROVED BY	18 当 REVISED BY A 571 1 1 1/1	保 情 REGISTERED	PAGE 11 1 COVE 2 LED		PAGE 1	<b>a 8</b> Title	
						••	4 5 6 7 8 9		29 30 31 32 33 34	· · · · · · · · · · · · · · · · · · ·	
				 	••	••	10 11 12 13 14 15		35           36           37           38           39           40		
				 	••	<u> </u>	16           17           18           19           20           21		41           42           43           44           44           45           46		
				• •	••	••	22 23 24	· · · · · · · · · · · · · · · · · · ·			

株式会社 **現芝** TOSHIBA CORPORATION 環境 REGISTERED ・・

1821 DESIGNED BY ↓ SHINMI ↓ SHIN/11 ↓ SHIN/11 ↓ SHIN/11 ↓ SHIN/11

TOTAL

CONT. ON 2

. .

••

,

ML (寄・無) 図面番号 DRAWING NO 72 M 140 86 4

PAGE NO.



## 展開接続図 SCHEMATIC DIAGRAMS

T2100

FI2MD2

MÖÐEM BÖARÐ

## 34P710881G01

文更回数 REV.MARK	51	*	CONTENTS	未 認 APPROVED BY	担当 REVISED BY		PAGE		8	TITLE	16	PAGE	1	A	TITLE	-
A	ISSUE			J. Markinio	y miyuma	S. Nel ade	20	ONECTE	R PIN S	IGNAL MAI-1	Ŕ	27				Ħ
В	变更 7、9万		••••••••••••••••••••••••••••••••••••••	J.Mak 111 =	d d'y'		40		SESIEN	AIN11RFACE	Ň	29				-1
							6 M	NODEM 1		S	A	31 32				Ĥ
						·	8 1	NOĐEM .	300BI'S	BELL	<u>(</u> )	33 34				Ē
				• •			<u>10</u> 11	ONE DE I	ECT AKICA	TE	R	35 36				-9
			,, <u></u> ,		•••	• •	12	BLOCK D	AGRAM		ß	37 38		- <u>-</u>		H
	· · · · · · · · · · · · · · · · · · ·						14				B	39 40				B
					• •		16 17				B	41 42				B
		_					18 19				8	43 44				B
							20 21				B	45 46				8
							22				8	47 48				B
							24 25			······	8	49 50				В



株式会社東芝

TOSHIBA CORPORATION

											Min = 5101015 12
┢	0		1		2	I	3		4		5
A	PJ 4 PIN SIG. NAME	2787EM	INTERFACE	PJ / PIN SIG. NAM	<u>TE</u> 16 1/0 5	LEPHONE   H PIN SIG. NAM	E 1/0 SH	<u>PJ 2</u> PIN SIG. NAME	TELEPI	INE 2	/0 511
B	01 NC 03 M9VĐC 05 MĐMSLŌ 07 MIRQŌ;000	02           δ         1         01           I         06         06           δ         7         08	VCC 8 NC COMCLEI I 2 MDSPE;000 0 6	01 NC 03 TIP/ 05 A11 07	1/ō 4 5/3 4	02 A / 01 RING / 4 06 NC 7 08	1/6 4 1/0 4	01 NC 03 TIP2 05 A12 07	02 1/3 4 01 1/5 4 06 1/6 9 06 08	Λ2 1 1 1 1 1 1 1 1 1 1 1 1 1	
c	09 ĐG NĐ 11 AD 11 13 NC 15 NC	8         10           I         1         12           I         1         11           I         16         16	A A OBI 1 1 A OZI 1 1 NC NC	09 11 13 15		10           12           14           16		09 11 13 15	10 12 14 16		
- D	17 NC 19 NC 21 NC 23 NC 25 NC	18 20 22 21 24 24	I)GND     8       NC     NC       NC     NC	17 19 21 23 25		18 20 22 24 24		17 19 21 23 25	18 20 22 24 24		
E	27 ĐGNĐ 29 Nč 31 Nč 33 ŠYĐII	8 28 30 32 5 1 31	NČ NČ ŠYĐOI <u>5</u> 1 ŠYĐ2I <u>5</u> 1	27 29 31 33		20 28 30 32 34		-		k	
F	35 БҮ ФЗІ 37 БҮ Ф4І 39 БҮ ФЬІ 41 МС	0         1         36           0         1         38           0         1         38           0         1         10           12         12	ĐGNĐ         S           SYĐ51         0         1           SYĐ71         0         1           NC         1         1	35 37 39 11		36         38           10		- - -	±	tt-	]
G	43 DGND 15 IDRD20 17 NC 19 NC	8 11 1 1 16 18 50	I TOWR 20 I   NC RSET   I   NC			<u> </u>		PJ 6 PIN SIG. NAME	<u> と                                   </u>	NTPOL SIG. NAME I	/0 <u>511</u>
н	51 DGND 53 NC 55 NC 57 NC	8 52 54 56 58	NC NC NC NC	<u>PJ 5</u>	Ðſ	R CONTROL		01 P-5-4 03 <i>NC</i> 05 07	0         2         02           2         04         06           08         08	\$18000;000	
I 	<u>59   NC</u>	60	PWR 0N : 000   0   7	01 \$15DTR;0 03 NC 05	E 1/0 SI 2000 L 1 2	1 PIO SIG. NAM 02 DTR 01 06	E 1/0 SH	09 11 13 15	10 12 14 16		
L _	-				II	08		17 19	18 20		
К							-				
L		L . 1 . 1		-   - -   - -					<del>ه ۹</del> ۹	<u>،</u>	-
R	VISED BY		REVISED DATE	PRINTED BOA	кD		TITLE	CONNECT	OR PIN S	IGNAL M	AP /
CR	IECKED BY		DESIGNED BY	DRAWIN	IG DATE		SIL No. DI	RAWING No.		PAGE No. REV. M	<sup>ark</sup> A
L	0	T	1	·	2	•	3		4	TOSHIBA COF	PORATION
0		1	I	2		3	1	4		5	
--------------------------------------------------------	------	----------------------------------------------------------	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	------------------------	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	-------	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	---------------	-------------	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		<u>NTREL</u> IG. NAME 1/0 SIL <u>NE2</u> 1/0 4 	PJ           PIN         SIG.           01         03           05         07           09         11           13         15           17         19           21         23           25         27           29         31           33         35           37         39           11         13           13         15           14         13           15         17           19         21           23         25           27         29           31         33           35         37           39         9           11         13           13         14           13         15           03         05           07         17		I         PIN         SIG. NAM           02         01         06           08         10         12           14         16         18           10         22         24           26         28         30           30         32         34           36         38         40           12         11         11		PJ           PIN         SIG. NAME           01         03           05         07           09         11           13         15           17         19           21         23           25         17           19         21           23         25           1         10           13         10           03         05           07         09           11         13           15         17           13         15           17         1	I/O         SH         PIN           02         01         02           06         08         10           12         14         16           18         20         22           224         26         26           1/O         SH         PIN           0         02         04           02         04         06           08         10         12           14         16         18           10         12         14	SIG. NAME 1/4		
REVISED BY CHECKED BY	DESI	ISED DATE		P BOARD RAWING DATE		TITLE				P 2 RK A	



















## 展開接続図 SCHEMATIC DIAGRAMS

Т

1200 bps MODEM CARD F12MD3

交更回数	£		CONTENTS	₹ 18	祖当	保堂	PAGE	4	A	TITLE	_	PAGE	-	8	TITLE	
REV.MARK				APPROVED BY	REVISED BY	REGISTERED	1_10	<u>:Over</u>			E	26				
		-		2 Meting	4. A. n	S hards	<u>_2 C</u>	<u>ÖNECTE</u>	<b>RPIN</b>	SIGNAL MAPL	A	27				
	12205			7657	19 1 - 1 - 1	16.4.9	_3[	<u> ONECTE</u>	<u>r pin :</u>	SIGNAL MAP:	[4]	28				C
<u> </u>	+			7 Mating	1 dam		45	<b>IÖIUART</b>	V:ESTE	MINTERFACE	A	29				-r
в	沙夏 リックロ			46.6.4	11.6.4		I IC	PU			Ā	30				-r
						(		10ĐEM	1200H	PS	Ā	31				<u> </u>
1							71	<b>ODEM</b>	JOU BP	S BELL	٢	32				r
						· · · · · · · · · · · · · · · · · · ·		<b>10DEM</b>	300BP	SCCITT	Ā	33				
						<b> </b>	OF	IL TER			E	34				
						1	10 T	ONE DE	<b>IFCT</b>		Ā	35				-
							1116	ASCON	AKIG	ATE	2	36				P
	·					I	12 6		TAGRAI	M	T	37				
1						<b> </b>	11			<u>vi</u>	ŕ	38				
	·····										۲	30				
											≻					þ-
									·		┝					
							<u>H</u> -			· · ····	┢╌					
						<u>+</u>	::				┝┥					₩
											$\succ$					—->-
					· · · · · · · · · · · · · · · · · · ·						┝┥	1 =				
							20				$\mathbf{F}$	43				
											-	46				<b>b</b> .;
						i I	22				5	47				<b></b>
				·····	·		23					] 48	·			
						1 1	24				5	49				
L						L	25				L	50	L			

			品名記号 CODE	
ALB APPROVED BY	柳团 CHECKED BY	1981 DESIGNED BY	24 M 900 099	TREV MARK
		······································	TOTAL 13 CONT ON . PAGE NO	

株式全社東芝

TOBHIBA CORPORATION



		4 5
PIN     SIG. NAME     I/O     SH     FIN     SIG. NAME     I/O     SH       01 $LINEI$ $J/\overline{9}$ 4     02 $LINE2$ $J/\overline{9}$ 4       03 $NC$ 4     01     10     10       05     06     06     10       07     08     10       11     12     11       12     14     16       13     16     12       14     20     20       15     20     21       21     21     22       21     26     26       21     26     26       21     26     26       21     26     26	PIN         SIG. NAME         I/O         SH         PIN         SIG. NAME         I/O         SH           01         02         03         04         07         03         04         07         06         07         06         07         08         09         00         10         11         12         13         11         15         16         17         18         11         15         16         17         18         19         20         21         22         23         24         23         24         25         26         27         28         26         27         28         28         26         27         28         28         26         27         28         28         26         27         28         28         27         28         28         27         28         28         27         28         28         27         28         28         27         28         28         27         28         28         27         28         28         27         28         28         27         28         28         27         28         28         27         28         28         29         28 <td>PIX         SIG. NAME         I/O         SH         PIN         SIG. NAME         I/O         SH           01         02         02         02         02         02         02         03         01         02         03         01         03         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         10         11         12         13         11         11         12         14         14         15         16         16         16         16         16         12         12         22         12         23         22         12         22         23         23         24         25         26         14         14         14         14         14         14         14         14         15         16</td>	PIX         SIG. NAME         I/O         SH         PIN         SIG. NAME         I/O         SH           01         02         02         02         02         02         02         03         01         02         03         01         03         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         00         10         11         12         13         11         11         12         14         14         15         16         16         16         16         16         12         12         22         12         23         22         12         22         23         23         24         25         26         14         14         14         14         14         14         14         14         15         16
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	29         30           31         32           33         34           35         36           37         38           39         40           41         42           43         44           43         44           13         6           9         40           41         42           43         44           13         144           14         142           13         144           14         142           13         144           14         142           13         144           14         142           13         144           14         141           15         10           16         02           17         08	PJ           PIN         SIG. NAME         I/O         SH         PIN         SIG. NAME         I/O         SH           01         02         03         01         03         01         03         01         03         01         03         00         04         05         06         06         06         06         06         06         06         06         06         04         01         03         01         03         00         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06         06
REVISED DATE 3013333 BC DESIGNED BY	PRINTED BOARD DRAWING DATE SH NG DRAY	









![](_page_305_Figure_0.jpeg)

![](_page_306_Figure_0.jpeg)

![](_page_307_Figure_0.jpeg)

![](_page_308_Figure_0.jpeg)

![](_page_309_Figure_0.jpeg)

## 展開接続図 SCHEMATIC DIAGRAMS

T2100

FI2MD

MODEM BOARD

## 34P710721G01

安美國教	19 ±	CONTENTS	* #	12 14	<b># #</b>	PAGE	1		TITLE		PIĜE			T	TLE	
REV.MARK	<b>N</b> . <b>T</b>		APPROVED BY	REVISED BY	REGISTERED	_1	COVER			C	26					Т
	1 2 2 1 1 2 1		T. A lak ine	y miyon	S. Nalada	2	CONECTER	PIN SIC	INAL MAPI	C	27		_			r
A	TAPITE		36.2.4	186-2-4	76 2 5	-3	CONECTER	PIN SI	4NAL MAP2	E.	28					L
Ú Ú	t. 5 A 5		T flation	y minana	A. The wat	_	SID (UART	)/SEST	EMINTERFACE	Ð	29					r
D	安卫 王只		16.331	86-231	8.4.7	5	<u>CPU</u>			6	30					
ا د ا	<b>ボる つくのち</b>		T.Makino	a. Knji		6	MODEM	LOOBP	5	Q	31					Ľ
<u> </u>	2 L, 6. 7 E		16.9.4	71 6 3		7	MODEM 3	00 BP		Q	32					5
					1 1	1_4	MODEN 3	00 875	BELL	Q	33	L			<u> </u>	6
<b> </b>		<u> </u>	· · ·	• •	<u> </u>	-	TILIER			Q	34	<u> </u>				
						10	I ONE DE	LECT			35					-
				<u> </u>			PRACON	DTA		မ္တ	36					┢
1							PLOCK	VIA	GFAM	R	37					┢
			+							H	38	· · · ·				┢
			1.							X	39					┢
L			+			10	-			$\mathbf{H}$	40	— —				┢
							<u> </u>			$\mathbf{H}$		<u> </u>				┢
						1				$\prec$		<u> </u>				┢
1			1			10	·····			×	43					┢
			+	· · · ·		20	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~			H	44			···		┢┥
			1	1		1				$\prec$	44					┢
	w.e					22		·· ·		×	40					┢
				1		23				×	4					┢
<b>└──</b> ─┤			+			24				H	40					≁
			1			25				∀	50					┢
					لنستسبط	1 401				4	30					لحد

.

				_	高名記号 CODE	
ALS APPROVED BY	本図	CHECKED BY	IN THE DESIGNED BY	國黨書号	DRAWING NO.	TREV.MARK
17 1 1 1 a a a	1.	" n	1. 11. 40 m.s.		2414 000012	
11. 11.11		16-2-1	36-2-4		34141 90001 2	x ((_)
				TOTAL	12 CONT. ON ? PAGE NO. /	

![](_page_310_Picture_8.jpeg)

TOBHIBA CORPORATION

I	0   1	2	3	1 4	••• • • • • • • • • • • • • • • • • •
	PJ4 SYSTEM INTERFACE	PJ / TELEI	PHONE	<u>PJ2</u> <u>TELEPHØNE</u>	2
	PIN SIG. NAME $1/O$ SH PIN SIG. NAME $1/O$ SH 01 NC U2 VCC P 03 M9V DC T 1 04 NC	PIN         SIG.         NAME         I/O         SH         P           01         NC         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	NAME 1/0 SH 1/1 4 5 2 1/1 4
- B	07 MIRacion D 7 08 MOSPK:000 0 6 09 DGND 8 10 AAOBI 1 1 11 AOII 1 1 12 AO21 1 1			07         08         08           09         10         10           11         12         12	
с -	13         NC         14         NC           15         NC         16         NC           17         NC         18         QGND         \$           10         NC         18         QGND         \$			13         14           15         16           17         18           19         20	
D	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	10         2           21         2           23         2           25         2		13         20           21         22           23         24           25         26	
E	27	27         2           29         3           31         3			
F	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	33     33       35     33       37     33       39     4	6 R Q		
- G	41         NC         42         NC           43         ĐGNĐ         8         44         ISWR20         I         I           45         I DRD20         I         I         46         NC         I         I           47         MC         JB         BCFT         I         I         I         I			PJ6 COCONTR	20)
— Н	19         NC         50         NC           51         DGND         8         52         NC           53         NC         54         NC	F		PIN         SIG. NAME         I/O         SH         PIN         SIG.           01         PD4         5         2         02         \$155           03         NC         2         04         2         04	NAME 1/0 SH
-	35         NC         36         NC           57         NC         58         NC           59         NC         60         DQND         8	PJ 5 DT R PIN SIG. NAME 1/0 SH PI 01 \$15DTR;000 L / 0	<u>СТЛТРТ L</u> 0 SIG. NAME 1/0 SH 2 DTR 5 1	05         06           07         08           09         10           11         12	
-		03 <i>Mc</i> 2 0 05 07 00		13         14           15         16           17         18           19         28	
-			4		
к -		- - -	-		
L			- - 		
ł	REVISED BY	PRINTED BOARD	TITLE	CONNECTOR PIN SIGN	AL MAP /
ľ	THECKED BY DESIGNED BY	DRAWING DATE	SH No DRA	AWING No PAGE 2	No. REV. MARK
	0 1	2	3	4 1091	HIBA CORPORATION

1	0		1	2		3	l	4	4N+ 3783853-1 5
A B C - E - F - G N I J - K L	PJ 7       PIN     SIC. NAME       9'     LSME 1       1'     N       2'     N       2'     1       1'     1       1'     1       1'     1       1'     1       1'     1       1'     1       1'     1       1'     1       1'     1       1'     1       1'     1       1'     1       2'     1       2'     1       2'     1       2'     1       2'     1       2'     1       2'     1       2'     1       2'     1       2'     1       2'     1       3'     1       3'     1       4'     1       4'     1       4'     1       4'     1       4'     1       4'     1       4'     1       4'     1       4'     1       4'     1       4'     1       1'     1       1'     1       1' </td <td>LINE CONTRO OSH FIN SIG. NAM Ve 4 02 LINE 2 4 04 06 08 10 12 14 16 18 20 22 24 24 24 26 28 30 32 34 34 40 40 42 44 46 48 50</td> <td></td> <td>PJ        </td> <td>SH       PIN       SIC. NA         02       04         04       06         08       10         12       14         16       18         20       22         24       26         28       30         32       34         36       38         40       11         12       14         16       18         20       22         24       26         28       30         32       34         36       38         40       42         14       0         40       02         04       04         04       06         08       08</td> <td></td> <td>PJ           PIN         SIG. NAME           01         03           05         07           09         11           13         15           17         19           21         23           23         25           23         25           PJ         PIN           SIG. NAME         01           03         05           07         09           11         13           15         17           19         11           13         15           17         19           13         15           17         19           13         15           17         19</td> <td>I/O         SH         PIN         SIG.         NA           02         04         06         06         06         07         10         12         11         11         16         18         19         22         22         22         22         22         22         22         24         26         26         26         26         26         27         26         26         26         27         26         26         26         26         26         26         26         26         27         26         26         26         26         26         26         26         27         26         26         26         27         26         26         27         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26</td> <td></td>	LINE CONTRO OSH FIN SIG. NAM Ve 4 02 LINE 2 4 04 06 08 10 12 14 16 18 20 22 24 24 24 26 28 30 32 34 34 40 40 42 44 46 48 50		PJ	SH       PIN       SIC. NA         02       04         04       06         08       10         12       14         16       18         20       22         24       26         28       30         32       34         36       38         40       11         12       14         16       18         20       22         24       26         28       30         32       34         36       38         40       42         14       0         40       02         04       04         04       06         08       08		PJ           PIN         SIG. NAME           01         03           05         07           09         11           13         15           17         19           21         23           23         25           23         25           PJ         PIN           SIG. NAME         01           03         05           07         09           11         13           15         17           19         11           13         15           17         19           13         15           17         19           13         15           17         19	I/O         SH         PIN         SIG.         NA           02         04         06         06         06         07         10         12         11         11         16         18         19         22         22         22         22         22         22         22         24         26         26         26         26         26         27         26         26         26         27         26         26         26         26         26         26         26         26         27         26         26         26         26         26         26         26         27         26         26         26         27         26         26         27         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26         26	
191 	EVISED BY	REVISED DA		PRINTED BOARD		TITLE	CONNECT	OR PIN SIGNAL	_ MAP 2
	ana ang ang ang ang ang ang ang ang ang	DESIGNED B	1	DRAWING DATE		TELL NO. DR	AWING No.	PAGE No.	KEV. MARK D

![](_page_313_Figure_0.jpeg)

![](_page_314_Figure_0.jpeg)

![](_page_315_Figure_0.jpeg)

![](_page_316_Figure_0.jpeg)

![](_page_317_Figure_0.jpeg)

![](_page_318_Figure_0.jpeg)

![](_page_319_Figure_0.jpeg)

![](_page_320_Figure_0.jpeg)

![](_page_321_Figure_0.jpeg)